DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.

Slides:



Advertisements
Similar presentations
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
Advertisements

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Introduction to PSpice Simulation Software. The Origins of SPICE In the 1960’s, simulation software begins –CANCER Computer Analysis of Nonlinear Circuits,
Proposal Analysis Review NMSGC Student Launch University/Institution Team Members Date.
Flight Readiness Review New Mexico Space Grant Consortium University/Institution Team Members Date.
Cryo and AFE IIt Update MICE Collaboration Meeting October 22, 2005 RAL A. Bross.
Slide 1UCSB CMS Weekly Status MeetingCMS 4-Hybrid Test System Sam Burke EE UCSB 4-Hybrid Thermal Test System Status 30 June Sam Burke UCSB HEP Group.
MICE RFCC Module Update Allan DeMello Lawrence Berkeley National Lab MICE CM26 at Riverside California March 26, 2010.
Coldfire Computer Final Presentation Josh Hudgins Randy Jedlicka Drew Larson Project Staff:
RFCC Module Tech Board Schedule Discussion Steve Virostek Lawrence Berkeley National Lab MICE CM25 at RAL November 4, 2009.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)
Master Clock for IceCube October 21, 2003 Contributors: Jerry Przybylski, Kalle Sulanke, Dave Nygren, Chuck McParland, Bob Stokstad Lawrence Berkeley National.
October 2010 When should I consider a DC/DC Power Module Regulator?
Chapter 5 Basic Input/Output System (BIOS)
Basic Input Output System
Spectrometer Solenoid Update Steve Virostek Lawrence Berkeley National Lab Roy Preece Rutherford Appleton Lab October 28, 2011 MICE Collaboration Meeting.
Review, May 5, 2004Lawrence Berkeley National Laboratory DOM MB Hardware CDR and PRR, May 5, 2004 Gerald Przybylski Lawrence Berkeley National Laboratory.
IceCube System Testing
Linac Marx Modulator Update Trevor Butler 10/29/2014.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.
GLAST Large Area Telescope:
Update on Electronics for the SSL 8” Ceramic Detector Matt Andrew, Kurtis Nishimura, Gary S. Varner University of Hawai’i 28-MAR-2012 Discussion 1.
U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.
Linac Marx Modulator Update Trevor Butler 5/20/2015.
DOE/NSF Review of the U.S. ATLAS Construction Project June 3-4, 2002 WBS 1.1 Silicon Subsystem Abe Seiden UC Santa Cruz.
GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.
“Magic Rainbow” Music Visualizer The Colors of Sound Group Jamaal Merriweather Justin McDevitt Weston Bell Robert A. Hicks II Georgia Institute of Technology.
Concluding Summary WBS1.1.2 SCT Subsystem A. Seiden BNL March 2001.
DOM MB Status October 14, 2003 Gerald Przybylski Lawerence Berkeley National Laboratory GTPrzybylski 20/14/03 LBNL.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Icecube DOM Main Board Status and Development Plans R. Minor October 2003.
Statistics 1670 components 5839 solder joints 4 routing layers 6 power planes 1858 vias total trace length 35 m dimensions 220 x mm 3 FPGA’s (1.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Spectrometer Solenoid Fabrication & Testing Update Steve Virostek Lawrence Berkeley National Lab MICE CM25 at RAL November 6, 2009.
Basic Input/Output System (BIOS). 5.1Introduction to BIOS Basic Input / Output System (BIOS) boot the computer by providing a basic set of instructions.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.
Automatic accident avoiding system PROJECT MEMBERS MUTHUKUMAR.K (05ME33) SAKTHIDHASAN.S (05ME39) SAKTHIVEL.N (05ME40) VINOTH.S (05ME56) PROJECT GUIDE:
Silberschatz, Galvin and Gagne  Operating System Concepts UNIT II Operating System Services.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.
M. Gilchriese U.S. Pixel Mechanics Overview M. G. D. Gilchriese Lawrence Berkeley National Laboratory April 2000.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VCC Hardware Production Status Firmware compile issues delayed testing and burn-in. Last 15 boards.
TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.
An Example of Fitting a Model to a Chip Transistor A small-signal model will be fitted to a transistor (chip) in this example. The bias point and four.
Information for the assembly of the test board w/ PMT and preamps
Reliability Applied to KM3NET
DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.
DOM MB Rev 4.2 to Rev 5.0 Changes April 26, 2004 Gerald Przybylski Lawerence Berkeley National Laboratory.
DOM MB Test Results at LBNL Main Board Readiness Status Review LBNL, July 2003 Azriel Goldschmidt.
ASSEMBLING THE PCB Have the PCB in front of you as shown. Make sure there are no copper tracks showing. This side is called the component side.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Section 1: Mission Overview Mission Statement Mission Objectives Expected Results System Modifications Functional Block Diagrams 2.
1 ECS CALO LED Control System CALO Piquet Training Session Anatoli Konoplyannikov /ITEP/ Outline  Introduction  Calorimeter ECS LED monitoring.
MICE Coupling Coil Update Allan DeMello Lawrence Berkeley National Laboratory Illinois Institute of Technology June 17, 2013 June 17, 2013.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
S. Smith LCLS Facility Advisory October 12, Beam Position Monitors Facility Advisory Committee October 12, 2006.
PXIE CAD Model: Status, Responsibilities and Plan Forward 14-Jan-2014 C. Baffes Project X Doc DB: Project X-doc-1243.
MICE Prototype Coupling Coil Cooling Circuit Design Dan Cheng Lawrence Berkeley National Laboratory Coupling Coil Working Group January 28, 2014 January.
Development of T3Maps adapter boards
Project Plan, Task Checklist, Estimates Project Prototyping
IceCube System Testing
Project Plan, Task Checklist, Estimates Project Prototyping
High-Voltage Supply Requirements Review
Rokenbok Robot Final Demo
PSS0 Configuration Management,
Presentation transcript:

DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory

Major Rev 3 Goals Booting to –50°C, or colder Memory Interface Layout PMT Waveform, and Clamping Ringing, Clamping, Baseline Bounce Component Substitutions Deferred: -- Front-End Pulser -- Local Coincidence

We’re On Track

Rev 3 First Items (4) Boot at -70°C, measured by on-board sensor: from Flash and Configuration Memory Memory test OK at -50°C, at 40 MHz, long term... Good PMT waveforms. Good clamping. Perfect MB – to – Delay board fit Power Under 3W (at 80MHz & 40MHz) 2 boards: -60°C, 160 MHz CPU, 125 MHz Mem RAP at -60°C

Rev 3 Problems PC Fab House Testing Failure Shorts on Top Layer: 2 pcs. 4 shorts Two New Schematic Errors (Mentor/EDIF) Loading/Bill-of-Materials errors Two Footprint errors (QFP-100, Oscillator) Minor, but Unsightly Quirks in Front-End Pulser Waveform - product/brand dependency discovered

Rev 4 Changes Component Value Changes -- optimization -- schematic corrections Power Supply Load Balancing (One trace, one resistor) On-Board LED Pulser Power (Several parts) Component Substitutions for Reliability, - A few; mainly inductors… 99% finalized - Availability issues Front End Pulser Corrections Layout Design Rule Optimizations

Open Issues Chevette vs. Buick vs. Cadillac quality PCBs ( Class 1, 2, 3) Verification (Qualtest) Split between LBNL and UW e.g. Thermal Cycling: How many? What range? e.g. Vibration Testing: What acceleration? Where? e.g. Humidity: Will UW measure RH at -40°C? at -70°C?? in purged and sealed DOM… (VP H 2 O 0.002mm vs. 0.1mm vs. 24mm >> No problem, says RI…<< Design for EMS, when mature (what measure of maturity?)

Late Breaking News Receiving & Testing 12 More Rev 3 Boards - 6 Evenstar boards, 6 Data Circuits boards - Looking good so far; Many loading changes in batch Rev 4 Schematic Updates In Progress - 30% of schematic pages to date - Few additional Components. - Detailed List; Configuration Control

Rev 4 schedule Ongoing test stand parallel development (STF) -- To be available 1/23 -- Move to room 50a /21Modification Review/approval of Spreadsheet and File III 11/25 Design rules Review  12/ /19 “line-by-line” Reviews  12/24 - 1/6 Fab  1/7 - 1/20 Assembly  1/23 - 2/19 Acceptance Testing at LBNL (STF based)  2/20 First 20 cards to UW  2/23 - 5/21 integration at UW, verification testing at UW and LBNL

The End

Changes Spreadsheet