Multilevel Ring Tuning for Post-Silicon Active Clock Deskewing Fariborz Dadnam Professor Lei He.

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Joint Design-Time and Post-Silicon Optimization for Analog Circuits: A Case Study Using High-Speed Transmitter Yiyu Shi, Wei Yao, Lei He, and Sudhakar.
Tunable Sensors for Process-Aware Voltage Scaling
Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
L06 – Clocks Spring /18/05 Clocking.
Power Reduction Techniques For Microprocessor Systems
Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University.
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer.
Variability-Driven Formulation for Simultaneous Gate Sizing and Post-Silicon Tunability Allocation Vishal Khandelwal and Ankur Srivastava Department of.
July Clock Distribution Shmuel Wimer Bar Ilan Univ. Eng. Faculty Technion, EE Faculty.
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
Chapter 11 Timing Issues in Digital Systems Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory August 20, 2004; Revised - July.
Low-power Clock Trees for CPUs Dong-Jin Lee, Myung-Chul Kim and Igor L. Markov Dept. of EECS, University of Michigan 1 ICCAD 2010, Dong-Jin Lee, University.
EE/MAtE1671 Process Variability EE/MatE 167 David Wahlgren Parent.
1 A Variation-tolerant Sub- threshold Design Approach Nikhil Jayakumar Sunil P. Khatri. Texas A&M University, College Station, TX.
A Novel Clock Distribution and Dynamic De-skewing Methodology Arjun Kapoor – University of Colorado at Boulder Nikhil Jayakumar – Texas A&M University,
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
Lecture 8: Clock Distribution, PLL & DLL
Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.
© 2005 Altera Corporation © 2006 Altera Corporation Placement and Timing for FPGAs Considering Variations Yan Lin 1, Mike Hutton 2 and Lei He 1 1 EE Department,
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
1 adaptive body bias for reducing process variations nuno alves 19 / october / 2006.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
1 Jieyi Long, Ja Chun Ku, Seda Ogrenci Memik, Yehea Ismail Dept. of EECS, Northwestern Univ. SACTA: A Self-Adjusting Clock Tree Architecture to Cope with.
Principles of Electronic Communication Systems
Chapter 6 FM Circuits.
Phase Locked Loops Continued
Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.
An Ultra Low Power DLL Design
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
學生 : 蕭耕然 馮楷倫 蘇承道 指導教授 : 李泰成老師
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
ECE 7502 Project Final Presentation
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
Delay Locked Loop with Linear Delay Element
McGraw-Hill © 2008 The McGraw-Hill Companies, Inc. All rights reserved. Principles of Electronic Communication Systems FM Circuits.
A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan.
LC Voltage Control Oscillator AAC
The Chicago Half of Champ
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Variation-Tolerant Circuits: Circuit Solutions and Techniques Jim Tschanz, Keith Bowman, and Vivek De Microprocessor Technology Lab Intel Corporation,
Variation. 2 Sources of Variation 1.Process (manufacturing) (physical) variations:  Uncertainty in the parameters of fabricated devices and interconnects.
Introduction to Clock Tree Synthesis
Surfliner: Distortion-less Electrical Signaling for Speed of Light On- chip Communication Hongyu Chen, Rui Shi, Chung-Kuan Cheng Computer Science and Engineering.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
June clock data Q-flop Flop dataQ clock Flip-flop is edge triggered. It transfers input data to Q on clock rising edge. Memory Elements.
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.
EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003 Rev /05/2003.
CMOS Analog Design Using All-Region MOSFET Modeling
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
Yanqing Zhang University of Virginia On Clock Network Design for Sub- threshold Circuitry 1.
Principles of Electronic Communication Systems. Chapter 6 FM Circuits.
Adjustable RF delay-line for synchronization of ring cavities
CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs
Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003
CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs
Post-Silicon Tuning for Optimized Circuits
Post-Silicon Calibration for Large-Volume Products
Reducing Clock Skew Variability via Cross Links
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

Multilevel Ring Tuning for Post-Silicon Active Clock Deskewing Fariborz Dadnam Professor Lei He

PVT Variations Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing2 Process Variations  Inter-die  Die-to-die variations  Intra-die  Within-die variations  Significant impact on sub-micron technologies Voltage Variations Temperature Variations

Silicon Tuning Pre-Silicon Design/layout phase Predictable variations Post-Silicon After fabrication ATE feedback Adaptive circuits Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing3 Our Focus: Clock skew: spatial variation Clock jitter: temporal variation

Various PST Approaches Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing4 Dynamically adjust clock skew  Adjustable delay buffers (ADB) and Phase detectors (PD) Adjust the V th of clock buffer transistors  Hot carrier injection (HCI) Path-based learning  Employing statistical timing tools to develop regression simulator … PST: post-silicon tuning

Different Techniques’ Objective Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing5 Eliminating the number of PST components  Area, power, cost Optimizing algorithms  Accuracy, speed Organizing PST components  Less components, optimization

Quadrantal Ring Tuning (QRT) An Active Post-Silicon Tuning Method for Clock Deskewing over PVT Variations Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing6 From the paper by J. G. Mueller and R. A. Saleh

Delay-Locked Loop (DLL) Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing7 A single DLL unit

Up/Down Detector (UDD) Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing8 Measures the skew between the reference clock and the leaf (clk L and clk R) Concerns,  Receiving accurate clock signals  Setting up/down thresholds precisely In the locked state, no tuning adjustments will be made UP and DOWN can never both be high simultaneously

Thermometer Code Generator and Tunable Buffer (TCG) Converts the control signals (UP/DOWN) from UDD to control word (e.g. 3 -bit) for TB Placed next to TB Two clock-cycle wide One tuning step at a time (TB) Clock buffer/inverter to provide selectable delay Spans whole tuning range Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing9

Stable DLL over PVT Variations Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing10 Distribution across entire chip  subject to various intra-die PVT variations Step size ( ss ) Skew threshold ( S th ) ss = tuning_range/(#bits - 1) S th = 1.5 × ss To ensure, DLL locking Loop stability

QRT Architecture Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing11 Tuning Zones Clock Buffers Tunable Buffers   Tuning Zones Selection Simpler control of fewer, large tuning zones vs. Higher precision/accuracy of more, small tuning zones UDDs Location Minimize routing and Maximize skew measurement accuracy

Single-Level QRT Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing12 Feedback (or tuned) clock of one zone becomes the reference clock of its counter-clockwise neighboring zone!

Multi-Level QRT Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing13 Total of sixteen additional UDDs, TCGs, and TBs Tuning range of 50ps for clock level-2 vs. 20ps for clock level-3 The sub-skews within each quadrant will be reduced, and therefore, the overall chip’s clock skew will also be reduced

PVT Variation Modeling Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing14 PVT Variations Spatial variations (cone function) z 2 = (x – a) 2 + (y – b) 2 in MATLAB [ z(x, y) cone function] Random variations (Monte Carlo simulation) gauss() function in HSPICE [ Gaussian RV(µ, σ) ] (a, b)

Simulation Variables Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing15 Transistors’ – Channel width – Leakage – Capacitors – Resistors Wires’ – Length – Resistance per unit length – Capacitance per unit length

Total PVT Variation Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing16 P = P nom + ∆P inter + ∆P spatial (x i, y i ) + ∆P random,i P nom nominal value ∆P inter inter-die variation ∆P spatial intra-die variation, function of location (x, y) ∆P random some amount of random variation

Result: Single Level Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing17

Result: PVT Variations Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing18 (A)(B) (C) (D) (E)(F)

Result: Overall Comparison Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing19 No tuning QRT level-2 only QRT level-2 & 3

References Fariborz DadnamMultilevel Ring Tuning for Post-Silicon Active Clock Deskewing20 [1] X. Li, B. Taylor, Y. Chien and L. T. Pileggi, "Adaptive Post-Silicon Tuning for Analog Circuits: Concept, Analysis and Optimization," IEEE, pp , [2] Z. Lak and N. Nicolici, "A New Algorithm for Post-Silicon Clock Measurement and Tuning," IEEE, pp , [3] J. G. Mueller and R. A. Saleh, "Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations," IEEE, vol. 9, no. 6, pp , June [4] S. H. Kulkarni, D. Sylvester and D. Blaauw, "A Statistical Framework for Post-Silicon Tuning through Body Bias Clustering," ICCAD, pp , November [5] J.-L. Tsai, L. Zhang and C. C.-P. Chen, "Statistical Timing Analysis Driven Post-Silicon-Tunable Clock-Tree Synthesis," IEEE, pp , [6] J. G. Mueller and R. Saleh, "A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks," IEEE, pp , [7] S. Naffziger, B. Stackhouse, T. Grutkowski, D. Josephson, J. Desai, E. Alon and M. Horowitz, "The Implementation of a 2-Core, Multi-Threaded Itanium Family Processor," IEEE, vol. 41, no. 1, pp , January [8] Y. Pu, X. Zhang, K. Ikeuchi, A. Muramatsu, A. Kawasumi, M. Takamiya, M. Nomura, H. Shinohara and T. Sakurai, "Post-Silicon Clock Deskew Employing Hot-Carrier Injection Trimming With On-Chip Skew Monitoring and Auto-Stressing Scheme for Sub/Near Threshold Digital Circuits," IEEE, pp , [9] M. Y. Kao, K.-T. Tsai and S.-C. Chang, "A Robust Architecture for Post-Silicon Skew Tuning," IEEE, pp , 2011.