M. Raymond, Imperial College London IEEE NSS, Rome 20041 The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.

Slides:



Advertisements
Similar presentations
Vacuum Phototriodes for the CMS Electromagnetic Calorimeter Endcap
Advertisements

Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
January, 2003CMS Ecal MGPA Design Review1 MGPA design review architecture overview and specifications detailed architecture top level functional block.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
ECAL Digitization Rick Wilkinson May 25, ECAL Digitization CaloHitResponse CaloSamples (analog signal) EcalElectronicsSim EBDataFrame EEDataFrame.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
J. Estrada - Fermilab1 AFEII in the test cryostat at DAB J. Estrada, C. Garcia, B. Hoeneisen, P. Rubinov First VLPC spectrum with the TriP chip Z measurement.
B W Kennedy, CCLRC Rutherford Appleton Laboratory VPTs for the CMS experiment B W Kennedy CCLRC Rutherford Appleton Laboratory St Petersburg, 26 April.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
0.25 mm CMOS electronics in CMS
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
US CMS Collaboration Meeting, May 19, PWO Crystal ECAL Ren-yuan Zhu California Institute of Technology May 19 th 2001.
Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.
CMS Week, CERN, 2002 R M Brown - RAL 1 Performance Characteristics of Production VPTs R M Brown, B W Kennedy, P R Hobson (with crucial input from D J A.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
PSD8 September 2008, Glasgow.P R Hobson, Brunel University 1 Avalanche Photodiodes and Vacuum Phototriodes for the Electromagnetic Calorimeter of the CMS.
QIE10 Issues Tom Zimmerman Fermilab Oct. 28,
The CMS Electromagnetic Calorimeter Roger Rusack The University of Minnesota On behalf of the CMS ECAL collaboration.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
October, 2001CMS Tracker Electronics1 Module studies at IC OUTLINE laboratory setup description, APV I2C settings pulse shape studies (dependence on ISHA,
9th July, 2003CMS Ecal MGPA test results1 MGPA test results first results presented 25 th June – repeat here + some new results testing begun 29 th May.
1 VFE/MGPA considerations for EE/VPT EB/EE electrical spec. differences: full-scale signal noise input capacitance dominated by: APD capacitance (x2) for.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
B W Kennedy, CCLRC Rutherford Appleton Laboratory Vacuum Phototriodes for the CMS Electromagnetic Calorimeter Endcaps K.W.Bell, R.M.Brown, D.J.A.Cockerill,
January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
Trip-t testing progress report
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
Fermilab Silicon Strip Readout Chip for BTEV
LHC Electronics Workshop, Amsterdam, The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie Crooks, Marcus.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
1 MGPA Linearity Mark Raymond (Dec.2004) Non-linearity measurements in the lab hardware description method results.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
December, 2002CMS Ecal1 MGPA status Design progress since October: main efforts on process spread simulations -> look for robustness to manufacturing tolerances.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CMS ELECTROMAGNETIC CALORIMETER Jean-Pierre Ernenwein OVERVIEW 6th international conference on advanced technology and particle physics Villa Olmo, Como,
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
May 10-14, 2010CALOR2010, Beijing, China 1 Readout electronics of the ALICE photon spectrometer Zhongbao Yin *, Lijiao Liu, Hans Muller, Dieter Rohrich,
Study of the MPPC for the GLD Calorimeter Readout Satoru Uozumi (Shinshu University) for the GLD Calorimeter Group Kobe Introduction Performance.
3/06/06 CALOR 06Alexandre Zabi - Imperial College1 CMS ECAL Performance: Test Beam Results Alexandre Zabi on behalf of the CMS ECAL Group CMS ECAL.
A General Purpose Charge Readout Chip for TPC Applications
CTA-LST meeting February 2015
INFN Pavia and University of Bergamo
Resolution Studies of the CMS ECAL in the 2003 Test Beam
A Readout Electronics System for GEM Detectors
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
LHCb calorimeter main features
MGPA status Mark Raymond (4/9/02)
X. Zhu1, 3, Z. Deng1, 3, A. Lan2, X. Sun2, Y. Liu1, 3, Y. Shao2
BESIII EMC electronics
AMICSA, June 2018 Leuven, Belgium
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
ELECTROMAGNETIC CALORIMETER
Presentation transcript:

M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie Crooks, Marcus French, Rutherford Appleton Laboratory, UK. IEEE Nuclear Science Symposium, Rome 2004 Multi–Gain Pre-Amplifier  m CMOS chip for CMS ECAL OUTLINE Introduction & background Design Measured Performance Conclusions

M. Raymond, Imperial College London IEEE NSS, Rome CMS Electromagnetic Calorimeter ECAL X-section PbWO 4 crystals ~ 75,000 Lead Tungstate scintillating crystals 60,000 barrel, 15,000 end-cap Hostile radiation environment ionizingneutrons barrel10 kGy n/cm 2 end-cap25 kGy n/cm x 2.2 cm 2 23 cm ECAL barrelend-cap Compact Muon Solenoid PbWO 4 crystals

M. Raymond, Imperial College London IEEE NSS, Rome Crystal Readout 2 different types Barrel - Avalanche Photodiode (APD) good for high transverse magnetic field not so radiation hard 2/crystal -> ~ 200 pF detector capacitance 60 pC full-scale signal End-cap - Vacuum Photo-Triode (VPT) better radiation hardness OK for lower transverse magnetic field in end-cap v. low capacitance but cabling adds ~ 50 pF 16 pC full-scale signal challenge for front end readout chip 2 different signal sizes and input capacitances prefer to have just one chip for both APDs VPT

M. Raymond, Imperial College London IEEE NSS, Rome Front End Architecture CMS ECAL dynamic range requirement ~ 16 bits to cover range from noise to full-scale signal General approach use multiple gain ranges -> high resolution with only 12 bit ADC only transmit value for highest gain channel-in-range => have to take decision on front end every 25 ns (LHC bunch spacing) Earlier version of CMS ECAL architecture range decision taken in preamplifier (complex chip), followed by single channel commercial ADC New architecture proposed following major ECAL electronics review, early parallel gain channels (MGPA), multi-channel ADC, range decision taken by logic in ADC chip use 0.25  m CMOS (used extensively in CMS) because of: short production turnaround, high yield, cost savings well known radiation hardness Short timescale for development design begun mid 2002, first submission early 2003, fortunately worked well final version (only minor design revisions) available Spring MGPA 12 bits 2 bits range LOGIC Multi-channel ADC 12 bit ADCs APD/VPT

M. Raymond, Imperial College London IEEE NSS, Rome MGPA Target Specifications ParameterBarrel (APD)End-Cap (VPT) fullscale signal60 pC16 pC noise level (ENC)10000e (1.6 fC)3500e (0.56 fC) input capacitance~ 200 pF (APD)~ 50 pF (cable) output signals (to match ADC) differential 1.8 V,  0.45 V around Vcm = Vdd/2 = 1.25 V gain ranges 1, 6, 12  10 % pulse shaping40 ns CR-RC nonlinearity (each range) <  0.1 % fullscale pulse shape matching (Vpk-25)/Vpk <  1 % within and across gain ranges Barrel/Endcap read out using APD/VPT different capacitance and photoelectric conversion factors 3 gain ranges (1:6:12) sufficient to deliver required physics performance 40 ns pulse shaping trade-off between pile-up and noise (25 ns LHC bunch spacing) linearity and pulse shape matching specs demanding Vpk-25Vpk

M. Raymond, Imperial College London IEEE NSS, Rome MGPA Architecture RFRF R G1 diff. O/P stages CFCF V CM CICI RIRI gain stages RIRI DAC I 2 C and offset generator ext. trig. input stage C F chosen for max. poss. gain value depends on barrel/end-cap R F chosen for 40 ns decay avoids pile-up C F R F external components => 1 chip suits barrel & end-cap differential O/P stages current in, diff. current out external termination 2R I C I = 40 nsec. => low pass filtering on all noise sources within chip 3 gain stages 1:6:12 set by resistors (on-chip), feeding common-gate stages I 2 C interface to program: output pedestal levels DAC for test pulse (ext. trig.) C CAL R G2 R G3 I/P V CM CICI RIRI RIRI CICI RIRI RIRI RFCFRFCF i i i input stage charge amp. V CM

M. Raymond, Imperial College London IEEE NSS, Rome Noise Sources input stage high C f (low gain) to cope with large full-scale signals => corresponding low R f for 40 ns time const. => R f noise dominates over input FET barrel ENC (C IN =200pF) end-cap ENC (C IN = 50 pF) R f noise4900 e2700 e I/P FET1800 e660 e total5220 e2780 e gain stage contribution can’t avoid for low gain range (R G big) but this range only used for larger signals where electronic noise contribution to overall energy resolution negligible input stage RGRG common-gate gain stage i CG i RG C IN v FET source follower diff. output stage v Rf RfRf CfCf barrel: Cf//Rf=33p//1k2 end-cap: Cf//Rf=8p2//4k7

M. Raymond, Imperial College London IEEE NSS, Rome Chip Layout I2C 1 st stage high gain stage diff. O/P stage offset gen. layout issues gain channels segregated as much as poss. with separate power pads -> try to avoid inter-channel coupling lots of multiple power pads die size ~ 4mm x 4mm packaged in 100 pin TQFP (14mm x 14mm) mid gain stage low gain stage diff. O/P stage

M. Raymond, Imperial College London IEEE NSS, Rome Measured Output Pulse Shapes Volts time [nsec] low gain range mid gain range high gain range differential O/P signals from all 3 gain ranges 0 – 60 pC, 40 steps (logarithmic spacing) no signs of distortion in lower gain ranges when higher ranges saturate => effective gain channel separation in layout gain ratios 1 : 5.6 : 11.0 (c.f. 1 : 6 : 12) linear range

M. Raymond, Imperial College London IEEE NSS, Rome Nonlinearity MGPA Version 1 MGPA Version 2 Nonlinearity given by: pk.pulse height – fit (to pk.ht.) fullscale signal 10 chips measured for each MGPA version v. similar results V1 cf. V2 nonlinearity within (or close to) ± 0.1% specification Nonlinearity [% fullscale] charge injected [pC] high gain range mid low mid low high

M. Raymond, Imperial College London IEEE NSS, Rome Pulse Shape Matching high mid low normalise all 33 pulse shapes to max pulse ht. and superimpose Vpk Vpk-25 (Average PSMF = average over all pulse shapes for all 3 gain ranges) PSMF = Vpk-25 Vpk Pulse Shape Matching = (PSMF – Average PSMF) Average PSMF ± 1% spec. Output pulses spanning full-scale range for all 3 gains (11 / range)

M. Raymond, Imperial College London IEEE NSS, Rome Noise ENC [rms electrons] added capacitance [pF] high gain chan.mid gain chan. high gain chan. weak dependence on input capacitance as expected within spec. for high and mid-gain ranges: barrel < e, end-cap < 3500 e low gain range: barrel: e ± 12% end-cap: 8200 e ± 11% completely dominated by gain stage noise but signals large so < 0.2% contribution to overall energy resolution BARRELEND-CAP /pF /pF /pF /pF

M. Raymond, Imperial College London IEEE NSS, Rome Radiation Tests 10 keV X-rays (spectrum peak), dosimetry accurate to ~ 10%, doserate ~ 1 Mrad/hour, no anneal ~ 3% reduction in gain after 5 Mrads (50 kGy, 2 x end-cap worst case) no measurable effect on other performance parameters (noise, linearity, PSM ….) lowmidhigh pre-rad 5 Mrads

M. Raymond, Imperial College London IEEE NSS, Rome On-chip Test Pulse ext. 10pF MGPA I/P Volts nsec. simple DAC allows programmable (I 2 C) amplitude charge injection -> range of signal sizes for each gain range external trigger required allows functional verification during chip screening and in-system I2C external edge trigger

M. Raymond, Imperial College London IEEE NSS, Rome Conclusions MGPA development successful – architecture suits both barrel and end-cap detector regions Analogue performance good gain linearity pulse shape matching noise rad-hard as expected power consumption 600 mW Current status 1 st barrel supermodule contructed at CERN (barrel segment, 1700 channels) performance as expected (excellent noise uniformity) wafer mass production complete – large nos. packaged chips already available within (or v. close to) spec. 5 channel VFE card

M. Raymond, Imperial College London IEEE NSS, Rome Test Bench pulse gen. prog. attenuator 14-bit VME ADC MGPA test board automated, controlled by PC running LabVIEW 14-bit VME ADC need high precision to measure performance to 12-bit level MGPA socketed on test board allows chip to chip comparison without change of external components prog. delay

M. Raymond, Imperial College London IEEE NSS, Rome Transistor Level Schematic

M. Raymond, Imperial College London IEEE NSS, Rome Barrel Energy Resolution x 12x 6x1

M. Raymond, Imperial College London IEEE NSS, Rome Pulse Shape Measurements Volts time [nsec] low gain rangemid gain rangehigh gain range O/P signals probed individually 0 – 60 pC, 40 steps saturation in mid and high gain ranges no clamping outside linear range

M. Raymond, Imperial College London IEEE NSS, Rome I 2 C Pedestal Adjust Volts nsec. I2C=0 I2C=50 I2C=100 VCM ADC I/P range High gain range, ~ fullscale signal. I2C pedestal adjust sets offset current to diff O/P stage (one for each gain range) I2C ~ 50 about right in this case

M. Raymond, Imperial College London IEEE NSS, Rome Linearity and Pulse Shape Matching important for simple reconstruction of “true” pulse shape from samples coming from different gain ranges target specifications non-linearity <  0.1 % fullscale (each gain range) pulse shape matching factor: Vpk-25/Vpk <  1 % within and across all 3 gain ranges low gain range high gain range linearize 12-bit range 25 ns samples Vpk-25 Vpk