R&D for Muon Trigger Upgrade Naohito Saito (Kyoto/RIKEN/RBRC)

Slides:



Advertisements
Similar presentations
CSC Test Beam Data Analysis Alexander Khodinov and Valeri Tcherniatine.
Advertisements

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
1 MUID FEE TAC Presentation Vince Cianciolo 7 May 1998.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.
MDC-II LVL-1 Trigger Khaled Teilab for the MDC Trigger Team.
The ATLAS B physics trigger
August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
General Trigger Philosophy The definition of ROI’s is what allows, by transferring a moderate amount of information, to concentrate on improvements in.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
W trigger upgrade simulation Kazuya Aoki Kyoto Univ. Muon Physics and Forward Upgrades Workshop Santa Fe, June 2004.
Hadron Calorimeter Readout Electronics Calibration, Hadron Calorimeter Scintillator Upgrade, and Missing Transverse Momentum Resolution due to Pileup Zishuo.
FCAL R&D in Minsk Group: Sensors and Electronics FCAL Collaboration MPI Munich October 17, 2006, Munich, Germany Presented by Igor Emeliantchik.
Performance of PHENIX High Momentum Muon Trigger 1.
November 18, 2008 John Haggerty 1 PHENIX In Run 9 John Haggerty Brookhaven National Laboratory.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
HEP 2005 WorkShop, Thessaloniki April, 21 st – 24 th 2005 Efstathios (Stathis) Stefanidis Studies on the High.
Self triggered readout of GEM in CBM J. Saini VECC, Kolkata.
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Introduction to High Momentum Trigger in PHENIX Muon Arms RIKEN/RBRC Itaru Nakagawa 中川格 1.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
Performance of PHENIX High Momentum Muon Trigger.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
Performance of PHENIX High Momentum Muon Trigger.
Forward Trigger Upgrade and AuAu Pattern Recognition V. Cianciolo, D. Silvermyr Forward Upgrade Meeting August 18-19, 2004.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
Fabiola Gianotti, 14/10/20031  s = 28 TeV upgrade L = upgrade “SLHC = Super-LHC” vs Question : do we want to consider also the energy upgrade option.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
Muon Spectrometer Upgrade, July 14 th Muon Spectrometer Upgrade Matthias Grosse Perdekamp, RBRC and UIUC Physics Motivation Components of the upgrade People.
Run11 MuTrig Performance RIKEN/RBRC Itaru Nakagawa 1.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
Jamaica 11 Jan.8, 2009 Muon Trigger Upgrade at PHENIX RIKEN/RBRC Itaru Nakagawa RIKEN/RBRC Itaru Nakagawa.
Siena, May A.Tonazzo –Performance of ATLAS MDT chambers /1 Performance of BIL tracking chambers for the ATLAS muon spectrometer A.Baroncelli,
October 19, 2007Heavy Ion Meeting1 RPC Upgrade for PHENIX Byungsik Hong Korea University.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Simulation Plan Discussion What are the priorities? – Higgs Factory? – 3-6 TeV energy frontier machine? What detector variants? – Basic detector would.
Study of polarized sea quark distributions in polarized pp collisions at sqrt(s)=500GeV with PHENIX Oct. 10, 2008 Tsutomu Mibe (KEK) for the PHENIX collaboration.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
RPC production and performance Chong Kim Korea university RHIC spin workshop, Seoul National Univ.
VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.
Quark Matter 2002, July 18-24, Nantes, France Dimuon Production from Au-Au Collisions at Ming Xiong Liu Los Alamos National Laboratory (for the PHENIX.
Proposal for the after-pulse effect suppression  Observation of pulses and after-pulses  Shape measurement  Algorithm  Results  Efficiencies for after-pulse.
Muon Trigger Performance Run12 PP510GeV Sanghwa Park (SNU/RIKEN)
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
“Test vehicle” in 130nm TSMC for CMS HGCAL
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
A General Purpose Charge Readout Chip for TPC Applications
Activity report of FoCAL from CNS
CMS EMU TRIGGER ELECTRONICS
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
LHCb calorimeter main features
The First-Level Trigger of ATLAS
BESIII EMC electronics
Status of the CARIOCA project
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Pre-installation Tests of the LHCb Muon Chambers
PHENIX forward trigger review
Presentation transcript:

R&D for Muon Trigger Upgrade Naohito Saito (Kyoto/RIKEN/RBRC)

Needs of Muon Trigger Upgrades MB rate at 500 GeV design luminosity: 12 MHz –Lmax=2E32cm-2s-1 –Total interaction xs at 500 GeV = 60 mb –(BBC LL-1 rate ~ 4 MHz (~20 mb) Maximum band width to be allocated for Muon ~ 2 kHz : Required rejection power (2000 compared to BBC LL-1) –DCM 5 kHz –Event Builder 2-3 kHz –Archive rate 100 MB/sec = 2 kHz (cf. 50 kB/evt) Rejection Power with Current MuID LVL-1 –300 (compared to BBC LL-1) with 200 GeV Real Data –30 kHz + 20 kHz was seen (simulation 1995) : RP = 240 Need Additional RP of ~10 or Total Rejection of 6000 (compared to total xs)

Additional Requirements Newly proposed hardware should improve –Pattern recognition in high multiplicity environment Current status ??? –Rejection of BG from/not from collisions Pointing capability to Vertex Arrival time difference

Modified ASD for ATLAS TGC Amplifier Shaper Discriminator (bi-polar) –Pre-amp: 0.8mV/fC –Input Impedance of 370  –Integration time 80 ns –ENC: 2,000 electron (300pF) –Additional x8 in the main amp –Power Consumption : 57mV/ch –+/- 3V –Radiation hard >100Gy (10KRad) >1e12 neutron 100fC-500fC input

Possible Options MuTr Cathode Only –2-point version 1 st and 3 rd station: RF = 3000 –3-point version 1 st, 2 nd and 3 rd st: RF = MuTr Cathode from St-3 (and St-2) and Segmented RPC (  and  ) instead of St-1 –Similar RF and better timing discrimination Possible to have  -dependent LUT (BdL depends on  ) – Helps pattern recognition

R&D Issues – MuTr cathode Evaluation of ASD to replace CPA –Precision of analog read-out Linearity (charge range ~ 800fC; typical 200 fC) Optimal integration time Noise ratio < 1% Response to various capacitance 10pF-250pF –ENC ~ 2000 after preamp (at 300 pF) Optimization of Algorithm to maximize RF and Charm/Bottom signal

Possible Schedule of MuTr FEE Upgrade subject to budget availability R&D of New FEE started –Basic confirmation of S/N performance (<1%) In Run-6, the 1 st Prototype to be tested in situ Mass production and installation would take two-years… –QA procedure –Installation plan Ready for Run-8

Cost Estimate In Progress… FEE –About 9,000 channels 900K if $100/channel Include Back Plane modification? LL-1 Part –EDIA largely done (Generic LL-1 board)