J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.

Slides:

Advertisements

Similar presentations

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

Advertisements

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)

1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.

M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.

CPE495 Computer Engineering Design I Emil Jovanov Electrical and Computer Engineering The University of Alabama in Huntsville Introduction to PCB Design.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

ZPD Overview Stephen Bailey Harvard University ZPD Conceptual Design Review 11 September 2001.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.

Daniel Miller Joe Quesada Justine Lazo

Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.

Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.

Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.

PPIB and ODMB Status Report Rice University April 19, 2013.

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.

Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.

Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.

Intro to MicroControllers : Stellaris Launchpad Class 4: PCB Schematic Design & Board Layout.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.

Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.

M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.

E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.

CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,

DN3000K10 ASIC Emulation System. Board Overview Up to five Xilinx VirtexII™ FPGAs Numerous connections available for application specific circuitry and.

8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.

Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.

ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.

FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.

ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.

CSE 171 Lab 11 Digital Voltmeter.

FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.

CCB to OH Interface M.Matveev Rice University February 22,

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.

Jan. 25, 2011 Status of the Aerogel RICH Readout Trig/DAQ Meeting in Beijing 1 S. Nishida (KEK) S. Nishida Status of the Aerogel RICH Readout Belle II.

Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.

DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.

Backplanes for Analog Modular Cameras EVO meeting. March 14 th,

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

ECE445: Senior Design Spring 2015 Team 17: Weather Jukebox Sang Yun Bang, Thomas Fedrigon, Shanda Lu.

Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.

Development of T3Maps adapter boards

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

Pulsar 2b AMchip05-based Pattern Recognition Mezzanine

Daniel Miller Joe Quesada Justine Lazo

Current DCC Design LED Board

Data Aquisition System

Iwaki System Readout Board User’s Guide

CoBo - Different Boundaries & Different Options of

CSE 171 Lab 11 Digital Voltmeter.

P08331 – Microcontroller Board and Tutorial

From Prototype to Production with Eagle PCB Design

Presentation transcript:

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC Layout Finder/Fitters Decoder/Driver Decision Module Logic Analyzer Connections Galore Test points for MiniBus, DAQ sigs, etc. Enough LEDs to light a room

Layer Structure Top GND Vcco Vccint GND Bottom LVDS pairs  Slow signals run on top and bottom  High speed (120 MHz) Megabus runs on LVDS pairs  Medium speed (30-60 MHz) signals and buses (MiniBus, FitResults, etc.) are on sides of LVDS pair layers

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC Layout (continued)

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC Signal Flow MegaBus MiniBus and Friends MegaBus termination Fit Results Trigger Decisions Segs

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC Power Regulators for 3.3V and 1.8V DC  DC Converters for 1.5V Power Plane Features: Vccint=1.5 V in two separate (but connectable) halves Voltage planes can be isolated from converter output for initial board power tests ZPD draws ~5A when thinking hard DC->DC converter output: 6A (10A rating)

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC FPGA Configuration "SystemACE" is Xilinx's "pre-engineered" download solution for huge FPGAs Changing slow and buggy MPM to Compact Flash(CF) version. Move to front of board.

Changes from Prototype In general, the prototype PCB works well Need to fix power via problem which was due to bug in Gerber file generation software Other changes based on experience with prototype: –Better FPGA download method –Input Decoder/Driver clocks on dedicated clock pins –Minor improvements to labels, test points, etc. Bottom line : –We could use the prototype PCB as is –Power via fix will improve long term stability –Other changes will simplify our lives