TOPIC : Bridging faults

Slides:



Advertisements
Similar presentations
IC TESTING.
Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.
LEONARDO INSIGHT II / TAP-MM ASTEP - Basic Test Concepts © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins.
TOPIC : Backtracking Methodology UNIT 3 : VLSI Testing Module 3.2: Arriving at Input Test Vector.
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
EE466: VLSI Design Lecture 17: Design for Testability
Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.
Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Switch networks. n Combinational testing.
Design for Testability
Lecture 5 Fault Modeling
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins Ferreira FEUP / DEEC - Rua Dr.
Testing of Logic Circuits. 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models  Observability and Controllability.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 14 - Testing.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Sequential Testing Two choices n Make all flip-flops observable by putting them into a scan chain and using scan latches o Becomes combinational testing.
electronics fundamentals
TOPIC - BIST architectures I
TOPIC : BILBO BIST Architectures UNIT 5 : BIST and BIST Architectures Module 5.2 BIST.
TOPIC : Introduction to BIST and types of BIST
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Silicon Programming--Physical Testing 1 Testing--physical faults: yield; s-a-0 and s-a-1 faults; justify and propagate.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
CS 105 Digital Logic Design
Unit II Test Generation
Logical Circuit Design Week 5: Combinational Logic Circuits Mentor Hamiti, MSc Office ,
Technical University Tallinn, ESTONIA 1 Boolean derivatives Calculation of the Boolean derivative: Given:
Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.
Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Switch networks. n Combinational testing.
Chapter 7. Testing of a digital circuit
THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.
Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.
Gates and Logic Dr John Cowell phones off (please)
TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
ECE 260B – CSE 241A Testing 1http://vlsicad.ucsd.edu ECE260B – CSE241A Winter 2005 Testing Website:
TOPIC : Different levels of Fault model UNIT 2 : Fault Modeling Module 2.1 Modeling Physical fault to logical fault.
CAS 721 Course Project Minimum Weighted Clique Cover of Test Set By Wei He ( )
Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
TOPIC : Introduction to Fault Simulation
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
Chapter 6 Series and Parallel Circuits 1 of 81 MECH of 81 Chapter 6 Series and Parallel Circuits MECH1100 Topics Identifying Series- Parallel Relationships.
CS/EE 3700 : Fundamentals of Digital System Design
1 Fundamentals of Computer Science Combinational Circuits.
Manufacture Testing of Digital Circuits
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
Unit1: Modeling & Simulation Module5: Logic Simulation Topic: Unknown Logic Value.
TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults.
TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.
ECE 2110: Introduction to Digital Systems
TOPIC : Introduction to Faults UNIT 2: Modeling and Simulation Module 1 : Logical faults due to physical faults.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.
EE3A1 Computer Hardware and Digital Design Lecture 13 Detecting faults in Digital Systems.
ASIC Design. ASIC Design Flow Hierarchy in DC The group and ungroup commands provide the designer with the capability of altering the partitions in DC,
Logic Gates and Boolean Algebra
Hardware Testing and Designing for Testability
INTRODUCTION TO PLC.
COUPING WITH THE INTERCONNECT
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Pattern Compression for Multiple Fault Models
Sequential circuits and Digital System Reliability
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Topics Switch networks. Combinational testing..
Presentation transcript:

TOPIC : Bridging faults UNIT 2: Fault Modeling Module 2.2 : Stuck-at fault and Bridging Fault TOPIC : Bridging faults

Introduction One of the manufacturing defects that occur frequently in chips and on boards is shortage of two unconnected signals. The two signal lines become equipotential because of short. Bridging fault is a logical fault representing a short between two normally unconnected signal lines which creates a new logic function.

Representation of a Bridging fault Assume Bridging fault between signals X and Y. It is denoted by (X.Y) and the function generated by it as Z(X,Y) Bridging fault model

Function If both the shorted signal lines have the same value, then the response of the function will also be the same. If the signal lines have different values, either of the values will be driven, so output of the function can be OR of the two signals – OR bridging fault, or AND of the two signals – AND bridging fault

OR bridging fault If the function generated is OR, then we say, a OR bridging fault between the signal lines. OR(X,Y) will be driven to the next signal lines.

Example Assume OR bridging fault between C & Q. Z = {(A+B).(B’.C)}’ ZF = {(A+B).[(B’+C).(B’+C)]}’ = {(A+B).(B’+C)}’ Test vector 100 can detect this fault and there can be many such test vectors Test vectors like 101, 110 cannot detect this fault

AND bridging fault If the function generated is AND, then we say, a AND bridging fault between the signal lines. AND(X,Y) will be driven to the next signal lines.

Example Assume AND bridging fault between signal lines A & B. Z = {(A+B).(B’.C)}’ ZF = {[(A.B)+(A.B)].(B’.C)}’ = {(A.B).(B’.C)}’ Test vector 101 can detect this fault. Check for vectors 110, 010, 001

Feedback bridging faults A bridging fault that creates a feedback loop is referred to as feedback bridging fault (FBF). A FBF converts a combinational circuit to sequential circuit. Example of FBF