1 Discussion on portable multichannel systems for MPGDs J. Toledo Universidad Politécnica de Valencia

Slides:



Advertisements
Similar presentations
Kondo GNANVO Florida Institute of Technology, Melbourne FL.
Advertisements

Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
Present Status of GEM Detector Development for Position Counter 1.Introduction 2.GEM 3.Readout Board 4.Fabrication Test 5.Large GEM 6.Readout Electronics.
1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC.
Y. Gao & P. Gay FCPPL FEE for ILC Calorimeter Development 1 Front-End-Electronics for ILC Calorimeter Development G. Blanchard, P. Gay,
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
1 MUON UPGRADE: ME0 GMM All engineering drawings from Sasha Surkhov PRELIMINARY !!
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Understanding Data Acquisition System for N- XYTER.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Background Physicist in Particle Physics. Data Acquisition and Triggering systems. Specialising in Embedded and Real-Time Software. Since 2000 Project.
Parallel Data Acquisition Systems for a Compton Camera
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
GEM R&D Update Kondo Gnanvo. Outline  GEM R&D and assembly facilities at UVa  Cosmic test results  Update on the 40 × 50 cm 2 GEM prototype  Plans.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
GEM Trackers for Super BigBite Spectrometer (SBS) in Hall JLab The Super Big Bite Spectrometer (SBS) is one of the major new equipment in hall A in.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
News on GEM Readout with the SRS, DATE & AMORE
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
17/1/07 F. Formenti PH-ED1 Competence domain (PH-ED) What field of expertise ED can provide?  System electronics design  1.Front-end detector electronics.
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
Status of the Beetle front-end chip carrier for SRS Lorne Levinson Weizmann Institute of Science Rehovot, Israel L. Levinson, Weizmann Institute, Nov.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
TPC electronics Status, Plans, Needs Marcus Larwill April
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Status of the Front-end-Electronics based on NINO ASIC for the Time-of-Flight measurements in the MPD V. A. Babkin, M.G. Buryakov, V. M. Golovatyuk, S.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Digital Acquisition: State of the Art and future prospects
“Medium Term”: VFAT2 + SRS readout system
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
D. Breton, S. Simion February 2012
“FPGA shore station demonstrator for KM3NeT”
PRAD DAQ System Overview
Present System Back-end Front End PMT ROS Optical links ADC Pipeline
Silicon Lab Bonn Physikalisches Institut Universität Bonn
Hall A Compton Electron detector overview
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
VELO readout On detector electronics Off detector electronics to DAQ
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

1 Discussion on portable multichannel systems for MPGDs J. Toledo Universidad Politécnica de Valencia

2 Outline Introducing my research group RD-51 WG The goal Design requirements for a portable multichannel DAQ system My intention is to present my group, share a few ideas and start a discussion on the DAQ

3 Digital Systems Design Group Campus in 3 cities Science park 2,500 researchers 35,000 students Five motivated engineers with CERN background... Angel Sebastiá (DELPHI DAQ) Francisco Mora (LHC DAQ) Raúl Esteve (ALICE ALTRO) José Toledo (LHCb DAQ) Jorge Martínez (PET tomography DAQ) Introducing my research group

4 Study of application of SCI to DAQ at LHC (CERN RD24) VME-SCI and PCI-SCI bridges What are we good at? DAQ systems for HEP, Nuclear physics and Nuclear medicine Some examples of designs from our stage at CERN...(F. Mora PhD thesis) IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 47, NO. 2, APRIL 2000

5 Introducing my research group Readout Unit for LHCb DAQ What are we good at? DAQ systems for HEP, Nuclear physics and Nuclear medicine Some examples of designs from our stage at CERN...(J. Toledo PhD thesis) IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 2, APRIL 2002 PCI DAQ card for NA-60 at CERN IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 3, JUNE 2002

6 HM5 – Histogramming module for MWPC Used at: BM16 at ESRF Adam and Eva at Institute Laue-Langevin Max Planck Stuttgart U. Copenhagen Denmark ALBA Synchrotron Barcelona Introducing my research group What are we good at? DAQ systems for HEP, Nuclear physics and Nuclear medicine A design for ALBA, Barcelona synchrotron... IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 51, NO. 4, AUGUST 2004 NUCLEAR INSTRUMENTS AND METHODS A 570 (2007) 511–517

7 Planar Positron Emission Mammography (PEM) Scanners Coincidence and Processing Module Free running sampling approach On-board processing and parameters extraction What are we good at? DAQ systems for HEP, Nuclear physics and Nuclear medicine A nuclear medicine project...(J. Martínez PhD thesis) NUCLEAR INSTRUMENTS AND METHODS A 537 (2005) 335–338 NUCLEAR INSTRUMENTS AND METHODS A 546 (2005) 28–32 Introducing my research group

8 Novel DAQ system for a PET tomograph What are we good at? DAQ systems for HEP, Nuclear physics and Nuclear medicine Two nuclear medicine designs... Trigger board DAQ board TRIG + DAQ in custom backplane Half-size chassis

9 ALTRO chip Introducing my research group What are we good at? ASIC design (R. Esteve PhD thesis) Major contribution to the design of the IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 50, NO. 6, DECEMBER 2003

10 Introducing my research group PESIC: An integrated FE for PET applications What are we good at? ASIC design A second example... IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 1, FEBRUARY 2008

11 RD-51

12 WG The goal "For the classical configuration of charge collecting pads or strips an easy-to-use portable readout solution will be developed" Scope (from RD51 Proposal) Task and deliverables "Design and construction of portable multichannel systems" Deliverable: "Prototype system" Scheduled for m1/m12 !! WG 5.1 (Definition of FEE requirements) is m6/m12, m12/m36!!

13 WG The goal...so, I understand the goal is to: 1. Design a scalable, flexible and reconfigurable DAQ platform that can work with existing ASICs, trying not to reinvent the wheel 2. Wait for advances in WG 5.1 and, if required, adapt the DAQ platform to new requierements and/or ASIC "All DAQ systems are by definition beyond the state of the art. No one designs a new one when an old system can can be adapted or upgraded to do the job" (...said once a senior scientist from Fermilab)

14 From April's meeting: TTP card: offered by Paul Aspell in April'08 in Amsterdam Interface for 4 VFAT2 GEM hybrid boards We may to extend the TTP concept to a flexible, scalable DAQ that can be used for all ASICs Design requirements for a portable multichannel DAQ system

15 Binary readout CARIOCA (8 ch) ASDQ (8 ch) VFAT2 (128 ch) Digital readout ALTRO (16 ch) Analogue readout APV25 (128 ch) Design requirements for a portable multichannel DAQ system Requieres external ADC ~ direct interface to digital logic ~ easy or direct interface to digital logic (LVDS) We could use existing FE cards and cabling for these ASICs and design a flexible DAQ to control them 2 ASDQ + TDC on a board 3 ASDQ on a board

16 Design requirements for a portable multichannel DAQ system N * ASICs on existing (?) FE cards close to the detector Existing power modules for FE cards Portable DAQ system Scalable: modular system, single or multi chassis Flexible: Input connectors, buffers, level conversion, etc. can be installed on application-specific mezzanines Reconfigurable: FPGAs for FE control and readout, clock and trigger generation Common DAQ software

17 DAQ cards FE readout and control Data formatting FPGAs for flexibility p-p links to TRIG card Optional data input from other chassis COTS processor card Network interface Runs DAQ Software Reconfigures FPGAs Design requirements for a portable multichannel DAQ system Existing cabling Adapter cards (application specific) Adapts connectors Digital readout (buffers, level conversion) Binary readout (buffers, level conversion) Analogue readout ( + ADC) Clock, trigger, I2C signals/data DAQ cards (1..N) Existing FE cards Adapter card Existing FE cards Adapter card TRIG card Clock and trigger generation and distribution via p-p to DAQ cards and/from other chassis Processor card COTS chassis and backplane Power Backplane Mechanics Existing FE cards Adapter card

18 Design requirements for a portable multichannel DAQ system DAQ cards (1..N) TRIG card Processor card DAQ cards (1..N) TRIG card Processor card DAQ cards (1..N) TRIG card Processor card Network Clock + Trigger Multi-chassis systems No special HW is needed One Master chassis CLK, TRIG distributed from TRIG Master to TRIG slaves DATA to Master via: Network, or one DAQ card per Slave send data to DAQ card in Master Only for large systems... "Any path that narrows future possibilities may become a lethal trap" from the novel Children of Dune

19 Design requirements for a portable multichannel DAQ system Re-use of existing FE cards and cabling There must be out there some existing DAQ HW we can adapt There must be out there some existing DAQ SW we can adapt The concept is flexible, scalable and reconfigurable and aims at reusing existing developments WG 5.4 scheduled for m1/m12 Discussion and feedback is needed Thank you for your attention !