1 DCIS’03, Ciudad Real, 19-21 November 2003 Measuring Power and Energy of CMOS Circuits: A Comparative Analysis J. Rius, A. Peidro, S. Manich, R. Rodriguez.

Slides:



Advertisements
Similar presentations
IDEW06 Barcelona, September 5, Modeling and design of on-chip inter-block decoupling capacitors for PSN and EMI reduction Josep Rius 1 and Maurice.
Advertisements

Slides based on Kewal Saluja
Graphs Graphs are the most general data structures we will study in this course. A graph is a more general version of connected nodes than the tree. Both.
On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.
Synchronous Digital Design Methodology and Guidelines
DEFI Workshop, Pisa, November, Rewarded Markov Modeling Techniques Juan A. Carraso Departament d’Enginyeria Electrònica Universitat Politècnica.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Wien-Bridge Oscillator Circuits. Why Look At the Wien-Bridge? It generates an oscillatory output signal without having any input source.
Design, Verification, and Test of True Single-Phase Adiabatic Multiplier Suhwan Kim IBM Research Division T. J. Watson Research Center, Yorktown Heights.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.
EECS 40 Fall 2002 Lecture 13 Copyright, Regents University of California S. Ross and W. G. Oldham 1 Today: Ideal versus Real elements: Models for real.
Logic Synthesis For Low Power CMOS Digital Design.
Decomposition of Instruction Decoder for Low Power Design TingTing Hwang Department of Computer Science Tsing Hua University.
Mehdi Amirijoo1 Power estimation n General power dissipation in CMOS n High-level power estimation metrics n Power estimation of the HW part.
11/29/2007ELEC Class Project Presentation1 LOW VOLTAGE OPERATION OF A 32-BIT ADDER USING LEVEL CONVERTERS Mohammed Ashfaq Shukoor ECE Department.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Fall 2006: Dec. 5 ELEC / Lecture 13 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Adiabatic Logic Vishwani.
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
II. Electric current 1. Definition Units: [ I ] = 1A = 1 C/s Conventional current Electron flow Example: electrons passed through the electric conductor.
By Praveen Venkataramani Vishwani D. Agrawal TEST PROGRAMMING FOR POWER CONSTRAINED DEVICES 5/9/201322ND IEEE NORTH ATLANTIC TEST WORKSHOP 1.
Series and Parallel Circuits
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
MARS MV converter input plane design and implementation Shuai Lu, Prof El-Sharkawi EE, University of Washington March 29, 2005.
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
Accuracy-Configurable Adder for Approximate Arithmetic Designs
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Clock Generator.
Twenty Questions Electronics. Twenty Questions
Ronny Krashinsky Seongmoo Heo Michael Zhang Krste Asanovic MIT Laboratory for Computer Science SyCHOSys Synchronous.
Lecture 2: Circuit Elements & Schematics Nilsson ENG17 (Sec. 2): Circuits I Spring April 3, 2014.
Logic Synthesis For Low Power CMOS Digital Design.
Centro de Electrónica Industrial (CEI) | Universidad Politécnica de Madrid | | Side Channel Attack (SCA) is a special attak method.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.
Charge and Current: More Practice. A Review of Circuits: Student Learning Goal The student will be able to construct and then compare and contrast.
Low-Power Multipliers with Data Wordlength Reduction Kyungtae Han Brian L. Evans Earl E. Swartzlander, Jr.
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”
Why Low Power Testing? 台大電子所 李建模.
XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.
Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.
Jordi Madrenas Daniel Fernández Jordi Cosp Advanced Hardware Architectures Group Department of Electronic Engineering Universitat Politècnica de Catalunya.
Module 2: Series DC Circuits. RecapRecap Do you still recall these?
Lecture 2: Circuit Elements and Series/Parallel Resistors Nilsson , ENG17 (Sec. 1): Circuits I Summer June 24, 2014.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Improving Timing, Area, and Power Speaker: 黃乃珊 Adviser: Prof.
1. CIRCUIT TERMINOLOGY CIRCUITS by Ulaby & Maharbiz All rights reserved. Do not reproduce or distribute. © 2013 National Technology and Science Press.
Which of the signals below is a digital signal?
12/14/2010Sophia University Solid –State Circuits & Devices Laboratory 1 A low-power delta-sigma modulator using dynamic-source-follower integrators Ryoto.
Will This Work?. Electric circuit Your challenge: Given a lightbulb holder, a battery holder, a lightbulb, a switch, and connecting wires, make the.
November 4, 2013 Topic: Electric Circuit Objectives:
Operational Amplifiers Op Amps – a useful building block K. El-Ayat 11.
Centro de Electrónica Industrial (CEI) | Universidad Politécnica de Madrid | | This work presents a behavioral-analytical hybrid.
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT2 will be reviewed. We will review.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Centro de Electrónica Industrial (CEI) | Universidad Politécnica de Madrid | | In magnetic components for power electronics applications.
Low Power, High-Throughput AD Converters
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
Measuring Voltage and Current Aims Know the units of voltage and current Know how to measure voltage and current.
Circuit Basics & Series Circuits Aim: How are circuits designed and connected?
CMOS Analog Design Using All-Region MOSFET Modeling
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz
SUBMITTED BY UNDER SUPERVISION OF VIJAY SINGH AJEET DHAKAR
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
CIRCUITS by Ulaby & Maharbiz
סימנים מוסכמים בחשמל ואלקטרוניקה
Digital Logic Experiment
BUILDING CIRCUITS: Schematics.
Charge and Current: More Practice
Basic Circuits.
Measuring Voltage Drop and Current
Presentation transcript:

1 DCIS’03, Ciudad Real, November 2003 Measuring Power and Energy of CMOS Circuits: A Comparative Analysis J. Rius, A. Peidro, S. Manich, R. Rodriguez Departament d’Enginyeria Electrònica Universitat Politècnica de Catalunya E. Boemo Escuela Politécnica Superior Universidad Autónoma de Madrid

2 DCIS’03, Ciudad Real, November 2003 Motivation Power and energy consumption are critical issues in circuit design estimation However, measurement is still mandatory: –Validation of design specifications –Testing Ammeter measurements are not always the best solution !!

3 DCIS’03, Ciudad Real, November 2003 Average value i DD (t) I DD = i DD (t) dt lim T T   T 0 P = V DD I DD E = V DD I DD T Conventional ammeter measurements Easy experimental setup Stable reading if T W << T Direct reading Accuracy Small disturbance (R MEAS << 0.1 W) Integration time Drawback: it does not allow determining the power or energy in short (ns,  s) periods of time

4 DCIS’03, Ciudad Real, November 2003 C-based measurement method Cautions: Protection diodes Floating node “Intelligent” switch... T VV

5 DCIS’03, Ciudad Real, November 2003 Experimental set-up Measuring board Standard cell 8x8 bits Guild multiplier Experiments test if it is possible to obtain: the same results as ammeter in loops consumption of a single operation Multiplier board

6 DCIS’03, Ciudad Real, November 2003 Standard cell circuit used in the measurements DATA IN CK CS1 CS2 CS4 CS8 CS15 CK DATA OUT granularity = 15 granularity = 8 granularity = 4 granularity = 2  = 1

7 DCIS’03, Ciudad Real, November 2003 CK Multiplier V DD, VVDD, GND Jumpers V DD, VVDD Resistors Multiplier and measuring boards Logic Analyzer connections Measuring board Multiplier board

8 DCIS’03, Ciudad Real, November 2003 Clock tree consumption vs. granularity  V 15 V1V1 V2V2 V4V4 V8V8 Clock frequency = 200 KHz Granularity

9 DCIS’03, Ciudad Real, November 2003 Drop voltages of four sets of 50 multiplications Clock frequency = 1 MHz, granularity = 15

10 DCIS’03, Ciudad Real, November 2003 Set 1Set 2 Set 7 V1V1 V2V2 V7V7 Seven successive sets of 10 multiplications Clock frequency = 200 KHz, granularity = 15

11 DCIS’03, Ciudad Real, November 2003 Five consecutive multipications Clock frequency = 100 KHz, granularity = 15 V1V1 V2V2 V3V3 V4V4 V5V5 LSB of result

12 DCIS’03, Ciudad Real, November 2003 Consumption of 50 sets of 5 multiplications Clock frequency = 100 KHz, granularity = 15

13 DCIS’03, Ciudad Real, November 2003 Comparison for clock tree power between ammeter and C- based method A: ammeter C: C-based

14 DCIS’03, Ciudad Real, November 2003 Datapath power vs. Clock frequency circles: ammeter, squares: C-based measurements Granularity = 15

15 DCIS’03, Ciudad Real, November 2003 Conclusions Ammeter measurement is the best method if only average i DD is needed C-based measurement is a suitable method to know consumption in short sequences of input patterns or instructions C-based method allows to know the consumption of a single transition C-based measurements give the same results as ammeter measurements with repetitive sequences.