Computing Systems: Next Call for Proposals Dr. Panagiotis Tsarchopoulos Computing Systems ICT Programme European Commission.

Slides:



Advertisements
Similar presentations
Mafijul Islam, PhD Software Systems, Electrical and Embedded Systems Advanced Technology & Research Research Issues in Computing Systems: An Automotive.
Advertisements

Technology Drivers Traditional HPC application drivers – OS noise, resource monitoring and management, memory footprint – Complexity of resources to be.
LEIT (ICT7 + ICT8): Cloud strategy - Cloud R&I: Heterogeneous cloud infrastructures, federated cloud networking; cloud innovation platforms; - PCP for.
ICT Work Programme NCP Infoday 23 June Maria Geronymaki DG INFSO.H.2 ICT for Government & Public Services Objective.
End-to-End Efficiency (E 3 ) Integrated Project of the EC 7 th Framework Programme E 3 WP5 Objectives E 3 WP5 Structure and Research Challenges
High-Performance Computing
Priority Research Direction (I/O Models, Abstractions and Software) Key challenges What will you do to address the challenges? – Develop newer I/O models.
Priority Research Direction: Portable de facto standard software frameworks Key challenges Establish forums for multi-institutional discussions. Define.
GPGPU Introduction Alan Gray EPCC The University of Edinburgh.
4.1.5 System Management Background What is in System Management Resource control and scheduling Booting, reconfiguration, defining limits for resource.
Prof. Srinidhi Varadarajan Director Center for High-End Computing Systems.
1 Lawrence Livermore National Laboratory By Chunhua (Leo) Liao, Stephen Guzik, Dan Quinlan A node-level programming model framework for exascale computing*
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
FP6 Thematic Priority 2: Information Society Technologies Dr. Neil T. M. Hamilton Executive Director.
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
Project Results Colin Willcock, Project Coordinator for SEMAFOUR Project.
WORK PROGRAMME 2014 – 2015 Topic ICT 9: Tools and Methods for Software Development Odysseas I. PYROVOLAKIS European Commission DG CONNECT Software & Services,
1  Staunstrup and Wolf Ed. “Hardware Software codesign: principles and practice”, Kluwer Publication, 1997  Gajski, Vahid, Narayan and Gong, “Specification,
“Early Estimation of Cache Properties for Multicore Embedded Processors” ISERD ICETM 2015 Bangkok, Thailand May 16, 2015.
Prospector : A Toolchain To Help Parallel Programming Minjang Kim, Hyesoon Kim, HPArch Lab, and Chi-Keung Luk Intel This work will be also supported by.
Priority Research Direction Key challenges Fault oblivious, Error tolerant software Hybrid and hierarchical based algorithms (eg linear algebra split across.
4.x Performance Technology drivers – Exascale systems will consist of complex configurations with a huge number of potentially heterogeneous components.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Objective ICT Internet of Services, Software and Virtualisation Michel Lacroix European Commission Information Society and Media Directorate General.
Objective 1.2 Cloud Computing, Internet of Services and Advanced Software Engineering Arian Zwegers European Commission Information Society and Media Directorate.
Priority Research Direction (use one slide for each) Key challenges -Fault understanding (RAS), modeling, prediction -Fault isolation/confinement + local.
Brussels, 1 June 2005 WP Strategic Objective Embedded Systems Tom Bo Clausen.
1 INFRA : INFRA : Scientific Information Repository supporting FP7 “The views expressed in this presentation are those of the author.
European Commission DG Information Society NCP meeting Brussels, 2 June 2005 SO “Collaborative Working Environments” 6th EU Framework Programme for.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
EMI INFSO-RI SA2 - Quality Assurance Alberto Aimar (CERN) SA2 Leader EMI First EC Review 22 June 2011, Brussels.
ICT-NCP Meeting 12 May 2009 Dr. Jorge Pereira DG INFSO G3 Embedded Systems and Control
Programming Models & Runtime Systems Breakout Report MICS PI Meeting, June 27, 2002.
4.2.1 Programming Models Technology drivers – Node count, scale of parallelism within the node – Heterogeneity – Complex memory hierarchies – Failure rates.
1 ETP4HPC Background and Future ‘Building a Globally Competitive HPC Technology Industry in Europe’
VTU – IISc Workshop Compiler, Architecture and HPC Research in Heterogeneous Multi-Core Era R. Govindarajan CSA & SERC, IISc
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Networked Embedded and Control Systems WP ICT Call 2 Objective ICT ICT National Contact Points Mercè Griera i Fisa Brussels, 23 May 2007.
1 BRUSSELS - 14 July 2003 Full Security Support in a heterogeneous mobile GRID testbed for wireless extensions to the.
Group 3: Architectural Design for Enhancing Programmability Dean Tullsen, Josep Torrellas, Luis Ceze, Mark Hill, Onur Mutlu, Sampath Kannan, Sarita Adve,
ISCA Panel June 7, 2005 Wen-mei W. Hwu —University of Illinois at Urbana-Champaign 1 Future mass apps reflect a concurrent world u Exciting applications.
LLMGuard: Compiler and Runtime Support for Memory Management on Limited Local Memory (LLM) Multi-Core Architectures Ke Bai and Aviral Shrivastava Compiler.
CML SSDM: Smart Stack Data Management for Software Managed Multicores Jing Lu Ke Bai, and Aviral Shrivastava Compiler Microarchitecture Lab Arizona State.
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
The PHEA Educational Technology Initiative. Project Partners PHEA Foundations – Ford, Carnegie, Kresge, MacArthur South African Institute for Distance.
Centre d’Excellence en Technologies de l’Information et de la Communication Evolution dans la gestion d’infrastructure de type Cloud (SDI)
A scalable and flexible platform to run various types of resource intensive applications on clouds ISWG June 2015 Budapest, Hungary Tamas Kiss,
Breakout Group: Debugging David E. Skinner and Wolfgang E. Nagel IESP Workshop 3, October, Tsukuba, Japan.
Programmability Hiroshi Nakashima Thomas Sterling.
Jacques Bus Head of Unit, DG INFSO-F5 “Security” European Commission FP7 launch in the New Member States Regional on-line conference 22 January 2007 Objective.
ComPASS Summary, Budgets & Discussion Panagiotis Spentzouris, Fermilab ComPASS PI.
NCP Info DAY, Brussels, 23 June 2010 NCP Information Day: ICT WP Call 7 - Objective 1.3 Internet-connected Objects Alain Jaume, Deputy Head of Unit.
Proposals and projects in FP7 Challenge 7 Information day Brussels January 2007 Coordination and Support Actions.
EU-Russia Call Dr. Panagiotis Tsarchopoulos Computing Systems ICT Programme European Commission.
CERN VISIONS LEP  web LHC  grid-cloud HL-LHC/FCC  ?? Proposal: von-Neumann  NON-Neumann Table 1: Nick Tredennick’s Paradigm Classification Scheme Early.
Page 1 2P13 Week 1. Page 2 Page 3 Page 4 Page 5.
K-Nearest Neighbor Digit Recognition ApplicationDomainConstraintsKernels/Algorithms Voice Removal and Pitch ShiftingAudio ProcessingLatency (Real-Time)FFT,
Connect A 3 Contact persons: Sandro D'Elia Anne-Marie Sassen Horizon 2020: LEIT – ICT WP
Why is Design so Difficult? Analysis: Focuses on the application domain Design: Focuses on the solution domain –The solution domain is changing very rapidly.
FETHPC Calls for Proposals  HPC strategy combining three elements: (a)Computer Science: towards exascale HPC; A special FET initiative focussing.
A.L. IV.4.1: Real-Time Large-Scale Simulation and Visualisation Simulation Technologies are seen as fundamental for the efficient design and operation.
Dynamo: A Runtime Codesign Environment
FET Plans FET - Proactive 1.
ICT NCP Infoday Brussels, 23 June 2010
Contact person: Mats Brorsson
Many-core Software Development Platforms
(Draft) Workprogramme
Coordination and Support Actions
Presentation transcript:

Computing Systems: Next Call for Proposals Dr. Panagiotis Tsarchopoulos Computing Systems ICT Programme European Commission

2 Computing Research: Background Next Call: Motivations 1.Transition to multicore architectures across the whole computing spectrum [ embedded, general-purpose (PC/servers but also smartphones) and high- performance computing (HPC)] 2.Leverage on the strong European position in embedded computing in order to improve the European position in general- purpose and high- performance computing. Previous Call

3 Next Call Preparation Input from: –Consultation workshops cordis.europa.eu/fp7/ict/computing/events_en.html cordis.europa.eu/fp7/ict/computing/events_en.html 25 June 2009 on Analysing European Success in Computing Systems Research 29 September 2009 on Virtualisation November 2009 on Computing Systems overall 14 December 2009 on high-performance computing –Analysis of previous Call results and project achievements –HIPEAC NoE research vision –Member states and FP7 associated states

4 Overview of research topics in next call a)Parallel & Concurrent Computing –Multicore, multichip (beyond single-chip) –Parallel/concurrent software & tools b)Virtualisation –Heterogeneous multicore systems c)Customisation –Reconfigurable architectures –Multicore on single-chip –Tool-chains –System modelling & simulation d)Architecture & Technology –3D stacking –Alternative computation models e)International collaboration Instruments: a)-d): STREPs, NoE e) CSAs BUDGET: 45m Significantly increased budget reflects the importance of the multicore transition

5 a) Parallel and Concurrent Computing Automatic parallelisation, new high-level parallel & concurrent programming languages and/or extensions to existing languages (including their runtime implementation) that provide portable performance taking into consideration that user uptake is a crucial issue. Projects should go beyond on-chip, off-chip boundaries addressing the challenges of programming, testing, verification and debugging, performance monitoring and analysis, low-power and power management especially for large scale parallel systems and data centres, and heterogeneous and accelerator-based multi-core systems. Research priorities include: –domain-specific languages; –concurrent algorithms and transformation of concurrency to parallelism through adaptive compilers and runtime systems; –new verification and optimisation environments for parallel software; –efficient execution exploiting heterogeneous cores; –new approaches to scalability of high-performance computing application codes.

6 b) Virtualisation Virtualisation technologies that are ensuring task isolation and optimised resource allocation as well as guaranteeing performance, timing and reliability constraints. The focus is on full virtualisation solutions for heterogeneous multicore platforms including the design of virtualisation-ready heterogeneous multicore hardware platforms and support for accelerator virtualisation.

7 (c) Customisation Unifying hardware design and software development with emphasis on rapid discovery and production of optimal customisations of heterogeneous single-chip multicore systems and associated tool-chains for particular applications. Research priorities include: –reconfigurable, flexible, soft or hybrid architectures and instruction sets; –automatic tool-chain generation; –system modelling and simulation, including performance predictability; –efficient exploration of the customisation space; –low-power and customisation for power efficiency; –parallel programming for single-chip multicore architectures; –architectural and system-level reliability techniques to counter increasingly probabilistic behaviour of transistors in lower geometries.

8 d) Architecture and Technology The focus is on the impact of next-generation chip fabrication technology on system architectures, tools and compilers. Research areas include: –implications of 3D stacking; –alternative (non von Neumann) models of computation. The key challenge is to bridge parallel computing architectures and chip fabrication technology.

9 e) International Collaboration The purpose is to analyse international research agendas and to prepare concrete initiatives for international collaboration for all topics of the objective, in particular with: –USA, –India, –China –Latin America Separate proposals per geographic area are expected. Only CSAs !

10 Expected impacts Drastically improved programmability of future parallel multicore/multichip computing systems, providing efficient execution and portable performance of codes on a large variety of computing platforms Efficient and ubiquitous use of virtualisation for heterogeneous multi- cores. Accelerated system development and production, enabling new products to be realised with a considerably shorter time-to-market. Reinforced European excellence in multi-core computing architectures, system software and tools. Strengthened European leadership in cross-cutting technologies that are applicable to different market segments of computing systems and, in particular, European leadership in parallel computing systems for large data centres.

11 ore information: More information: Computing Systems Research Objective –cordis.europa.eu/fp7/ict/computing/home_en.htmlcordis.europa.eu/fp7/ict/computing/home_en.html –Events and Consultation Workshops: cordis.europa.eu/fp7/ict/computing/events_en.html cordis.europa.eu/fp7/ict/computing/events_en.html Computing Systems session in ICT2010 Brussels Thank you!