NTU Confidential Introduction to the Applications of Asynchronous Circuits Presenter: Po-Chun Hsieh Advisor:Tzi-Dar Chiueh Date: 2003/09/22.

Slides:

Advertisements

Similar presentations

Topics Electrical properties of static combinational gates:

Advertisements

TTL (Transistor Transistor Logic).  Transistor Transistor logic or just TTL, logic gates are built around only transistors.  TTL was developed in 1965.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Presenter : Ching-Hua Huang 2012/4/16 A Low-latency GALS Interface Implementation Yuan-Teng Chang; Wei-Che Chen; Hung-Yue Tsai; Wei-Min Cheng; Chang-Jiu.

© KLMH Lienig 1 Impact of Local Interconnects and a Tree Growing Algorithm for Post-Grid Clock Distribution Jiayi Xiao.

Introduction to Digital Systems By Dr. John Abraham UT-Panam.

ELECTRICAL. Circuits Outline Power Hub Microcontroller Sensor Inputs Motor Driver.

Asynchronous comparator design

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

Chapter 11 Timing Issues in Digital Systems Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory August 20, 2004; Revised - July.

A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Digital Integrated Circuits© Prentice Hall 1995 Timing ISSUES IN TIMING.

Low Power Design for Wireless Sensor Networks Aki Happonen.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.

Design Automation for VLSI, MS-SOCs & Nanotechnologies Dr. Malgorzata Chrzanowska-Jeske Mixed-Signal System-on-Chip (supported.

A. A. Jerraya Mark B. Josephs South Bank University, London System Timing.

Network-on-Chip Links and Implementation Issues System-on-Chip Group, CSE-IMM, DTU.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

1 Recap: Lectures 5 & 6 Classic Pipeline Styles 1. Williams and Horowitz’s PS0 pipeline 2. Sutherland’s micropipelines.

CIS 6001 Gates Gates are the building blocks for digital circuits Conventions used is high voltage = 1 and ground = 0 Inverter and NOT Gate are two terms.

A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.

ADVANCED INTEGRATED CIRCUITS Eugenio Culurciello Spring 2005 Yale University SWITCHED CAPACITORS CIRCUITS.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.

ASYNCHRONOUS CIRCUIT VERIFICATION: FROM SPECIFICATION TO CIRCUIT THANG H. BUI

Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

Clockless Chips Date: October 26, Presented by:

Amitava Mitra Intel Corp., Bangalore, India William F. McLaughlin

MOUSETRAP Ultra-High-Speed Transition-Signaling Asynchronous Pipelines Montek Singh & Steven M. Nowick Department of Computer Science Columbia University,

Origin of Emission and Susceptibility in ICs

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

Chapter 07 Electronic Analysis of CMOS Logic Gates

Paper review: High Speed Dynamic Asynchronous Pipeline: Self Precharging Style Name : Chi-Chuan Chuang Date : 2013/03/20.

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

Washington State University

1.0 INTRODUCTION  Characteristics of the active electronic components that determine the internal construction and operation of electronic circuitry.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

ECE 8053 – Project Fall’02 Design of 64-bit Low Power Spanning Tree Carry Lookahead Adder Presented by Suderson Soundararajan.

Design of a 32-Bit Hybrid Prefix-Carry Look-Ahead Adder

NTU Confidential Test Asynchronous FIR Filter Design Presenter: Po-Chun Hsieh Advisor:Tzi-Dar Chiueh Date: 2003/12/1.

MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.

L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

Area: VLSI Signal Processing.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Wipro Confidential 1 Synchronization in Optical Networks Name: Designation: Date: February, 2004 Copyright © Wipro Technologies 2005 Name : Vinay Sasi.

Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14

1 A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic Chua-Chin Wang, Chi-Chun Huang, Ching-Li Lee, and Tsai-Wen.

UNIVERSITY OF ROSTOCK Institute of Applied Microelectronics and Computer Science Single-Rail Self-timed Logic Circuits in Synchronous Designs Frank Grassert,

Reader: Pushpinder Kaur Chouhan

Reading Assignment: Rabaey: Chapter 9

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

1 Practical Design and Performance Evaluation of Completion Detection Circuits Fu-Chiung Cheng Department of Computer Science Columbia University.

Tae- Hyoung Kim, Hanyong Eom, John Keane Presented by Mandeep Singh

Clockless Chips Under the esteemed guidance of Romy Sinha Lecturer, REC Bhalki Presented by: Lokesh S. Woldoddy 3RB05CS122 Date:11 April 2009.

Submitted by Abi Mathew Roll No:1

LOW POWER DESIGN METHODS

Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.

ME6405 The George W. Woodruff School of Mechanical Engineering ME 4447/ME6405 Microprocessor Control of Manufacturing Systems/Introduction to Mechatronics.

Asynchronous Primitives in CML

Welcome To Seminar Presentation Seminar Report On Clockless Chips

Interconnect and Packaging Chapter 1: Spectrum and Resonance (digital vs. analog) Chung-Kuan Cheng UC San Diego.

Digital Electronics Introduction

Fundamentals of Computer Science Part i2

Transistors on lead microprocessors double every 2 years Moore’s Law in Microprocessors Transistors on lead microprocessors double every 2 years.

Introduction to VLSI Programming High Performance DLX

Presentation transcript:

NTU Confidential Introduction to the Applications of Asynchronous Circuits Presenter: Po-Chun Hsieh Advisor:Tzi-Dar Chiueh Date: 2003/09/22

NTU Confidential 2 Outline Asynchronous Circuits Review Applications - High-Speed - Low-Power - Low Noise and Low Emission - Heterogeneous Systems Conclusion Reference

NTU Confidential 3 Asynchronous Circuits Review (1/4) Synchronous Asynchronous

NTU Confidential 4 Asynchronous Circuits Review (2/4) Synchronous Asynchronous

NTU Confidential 5 Asynchronous Circuits Review (3/4)

NTU Confidential 6 Asynchronous Circuits Review (4/4) Benefits: –No global clock to distribute –Early completion (Data-dependent delays and Stage- dependent delays) –Low Power Drawbacks: –There are not many asynchronous tools –Not easy to test –Area cost

NTU Confidential Applications for High-Speed Circuits

NTU Confidential 8 Average-Case delay [4]

NTU Confidential 9 Single-Rail vs. Dual-Rail Protocol (1/2) Single-Rail ： Bounded delay, not easy to do early completion detection. Sometimes we can use multi-case delay

NTU Confidential 10 Single-Rail vs. Dual-Rail Protocol (2/2) Dual-Rail: Encode every signal, Xi, with two wires, Xi,H and Xi,L [1] [2]

NTU Confidential 11 Multi-case delay look-ahead adder [3]

NTU Confidential 12 Dual-rail circuits Differential Cascode Voltage Switch Logic (DCVSL) Reduced direct logic (RDL)

NTU Confidential 13 Dual-rail Adder [4] A. Martin (1991) Asynchronous adder transistor count =34

NTU Confidential 14 Comparison Bounded delayDual-rail AreaBetterWorse Early CompletionWorseBetter PowerBetter ?Worse ?

NTU Confidential Low-Power Circuits No global clock Functions work only when needed

NTU Confidential 16 Dissipating when and where active Functions work only when needed In Synchronous systems, we may use Gated Clock

NTU Confidential Low Noise and Low Emission

NTU Confidential 18 What speed clock brings Noise When voltage drops across parasitic inductances  emit EM wave [1]

NTU Confidential 19 Frequency spectra of the two 80C51 microcontrollers In synchronous circuit with 3.6 MHz clock rate, there are a series of harmonics [1]

NTU Confidential Heterogeneous Systems (GALS)

NTU Confidential 21 Globally-Asynchronous Locally-Synchronous Synchronous Circuits are easy to design Low Power: No PLL, No clock driver, Functions work only when needed. An approach for System-on-Chip timing

NTU Confidential 22 Synchronous-Asynchronous interfaces – asynchronous wrapper h

NTU Confidential 23 Conclusion Due to average-case delay, asynchronous circuits have high performance. No clock driver, No high-speed oscillator, No PLL, and the Functions work only needed, asynchronous circuits have low power dissipation. No global clock  No high frequency current component  Low Noise and Low EM wave emission Due to the Increasing reuse of building blocks (IP), and integration of entire system, heterogeneous systems may be well used in the future.

NTU Confidential 24 Reference [1] Scanning the Technology:Applications of asynchronous circuits C. H. (Kees) van Berkel, Mark B. Josephs, and Steven M. Nowick. Proceedings of the IEEE, 87(2): , February [2] Designing asynchronous circuits for low power: An IFIR filter bank for a digital hearing aid L. S. Nielsen and J. Sparsø, this issue, pp [3] VLSI circuits for low-power high-speed asynchronous addition S.Perri, P.Corsonello, G. Cocorullo; IEEE Trans. On VLSI Systems, In Press 2002 [4] The systematic Design of asynchronous circuits ICCA 95 [5] An asynchronous low-power 80c51 microcontroller H. van Gageldonk, D. Baumann, K. van Berkel, D. Gloor, A. Peeters, and G. Stegmann, in Proc. Int. Symp. Advanced Researchin Asynchronous Circuits and Systems, 1998, pp. 96–107.