Experiment 2 Questions 1. There are two methods that can be used on generate a complement function using a 2-input NAND gate. Draw a diagram detailing.

Slides:



Advertisements
Similar presentations
Instructor Dr Sameh Abdulatif
Advertisements

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
CSIS 3510 Computer Organization and Architecture Topics covered in this lecture: –Review of De’Morgan’s Theorem –Using De’Morgan’s Theorem –Building a.
Boolean Algebra and Combinational Logic
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
CHAPTER 4 Boolean Algebra and Logic Simplification
Gate-Level Minimization
Logic Gate Level Part 2. Constructing Boolean expression from truth table First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result.
MULTI-LEVEL GATE NETWORKS
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
ECE 331 – Digital System Design Multi-level Logic Circuits and NAND-NAND and NOR-NOR Circuits (Lecture #8) The slides included herein were taken from the.
1 EECC341 - Shaaban #1 Lec # 6 Winter Combinational Circuit Analysis Example Given this logic circuit we can : Find corresponding logic.
Unit 8 Combinational Circuit Design and Simulation Using Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science.
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
2.7 NAND and NOR logic networks
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.
Experiment 2 Questions 1. There are two methods that can be used to generate a complement function using a 2-input NAND gate. Draw a diagram detailing.
KU College of Engineering Elec 204: Digital Systems Design
The NAND gate as a universal gate Logic function NAND gate only AA A B A.BA.B A B A+B A B A B A B A A A B A.BA.B B A A B A B A B.
ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
October 29, 2015 EASTERN MEDITERRANEAN UNIVERSITY1 Digital Logic Design I Gate-Level Minimization Mustafa Kemal Uyguroğlu.
Unit 7 Multi-Level Gate Circuits Nand and Nor Gates Fundamentals of Logic Design Roth and Kinny.
LOGIC CIRCUIT IMPLEMENTATION
1 ENGR 254 Lecture DeMorgan Symbol Equivalence.
Logic Design CS221 1 st Term Logic-Circuit Implementation Cairo University Faculty of Computers and Information.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
ETE 204 – Digital Electronics
Chapter 3 Gate-level Minimization. 3-7 NAND and NOR Implementation Digital circuits are frequently constructed with NAND or NOR gates rather than with.
Multi-Level Gate Networks NAND and NOR Gates
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
Using De’Morgan’s On of the most useful principles in boolean algebra is De’Morgan’s Theorem, which allows one to switch between ANDs and NORs and ORs.
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
ECE 3110: Introduction to Digital Systems
Implementation of SOP/POS Expressions
CS 121 Digital Logic Design Gate-Level Minimization Chapter 3.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ECE 171 Digital Circuits Chapter 6 Logic Circuits Herbert G. Mayer, PSU Status 1/16/2016 Copied with Permission from prof. Mark PSU ECE.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Binary Numbers For digital systems, the.
Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
DeMorgan’s Theorem DeMorgan’s 2 nd Theorem The complement of a sum of variables is equal to the product of the complemented variables. A + B = A. B Applying.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
1 CS 352 Introduction to Logic Design Lecture 4 Ahmed Ezzat Multi-level Gate Circuits and Combinational Circuit Design Ch-7 + Ch-8.
Circuit Synthesis A logic function can be represented in several different forms:  Truth table representation  Boolean equation  Circuit schematic 
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Combinational Circuits Part 1
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Karnaugh Maps (K-Maps)
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Chapter 5 Combinational Logic Analysis
Lecture 5 Converting to use NAND and NOR
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Combinational Logic Circuit
Boolean Algebra S.SADHISH PRABHU.
Presentation transcript:

Experiment 2 Questions 1. There are two methods that can be used on generate a complement function using a 2-input NAND gate. Draw a diagram detailing these two methods and explain how they work. Consider using the associated truth table in your explanation. 2. Answer the previous question for the 4-input NAND gate (7420). 3. An XOR gate can also be used as an inverter. Draw a circuit diagram detailing how this is done. Use a truth table in your description.

Function Reduction General approach: make function smaller Underlying purpose: make cheaper to implement the function. True definition dependent upon how “cheaper” is defined General correlation between a “reduced function” and an inexpensive implementation

Minimum Cost Implementation Based on definition of “cost” Cost has not absolute definition: based on: –current part availability and/or pricing –quantity discounts –changes in technology Experiment 3: minimum cost defined by the number of gates required to implement function.

Reducing Functions Computer based methods –fast, concise but cookbook approach Boolean algebra –instructive but slow, error prone Karnaugh Maps –fun and exciting but limited to functions of four variables

Function Forms Boolean function used to describe use operations such as adders, multipliers, etc. Infinite number of different circuits can be used to implement any given function Standard function forms: SOP (AND/OR) POS (OR/AND) Several common forms are derived from SOP and POS using DeMorgan’s theorem

DeMorgan’s Theorems Can be used to generate function forms : SOP-based AND/OR NAND/NAND OR/NAND NOR/OR POS-based OR/AND NOR/NOR AND/NOR NAND/AND

Experiment 3 Procedure Overview Download circuit from CPE 169 website (JEDEC file) Analyze the implemented function Implement the function on the XCRP board using discrete logic: –NAND/NAND form –NOR/NOR form Compare results