Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.

Slides:



Advertisements
Similar presentations
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Advertisements

Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
Use of Kalman filters in time and frequency analysis John Davis 1st May 2011.
(Includes references to Brian Clipp
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Programmable logic and FPGA
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
Advanced Phasor Measurement Units for the Real-Time Monitoring
An INS/GPS Navigation System with MEMS Inertial Sensors for Small Unmanned Aerial Vehicles Masaru Naruoka The University of Tokyo 1.Introduction.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk Semesterial project SPRING.
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
INS/GPS Integration Based Navigation using Particle Filter GPS Control System MidTerm presentation Performed by: Yuval Yosef Adi Weissman Supervised by:
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part A - Final presentation Students: Royzman Danny.
1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
Hardware Implementation of a Memetic Algorithm for VLSI Circuit Layout Stephen Coe MSc Engineering Candidate Advisors: Dr. Shawki Areibi Dr. Medhat Moussa.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Company LOGO Mid semester presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.
Towards the Design of Heterogeneous Real-Time Multicore System Adaptive Systems Laboratory, Master of Computer Science and Engineering in the Graduate.
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
Final Presentation Annual project (Part A) Winter semesterתשע"ב (2011/12) Students: Dan Hofshi, Shai Shachrur Supervisor: Mony Orbach INS/GPS navigation.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin 10/06/2010.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Network On Chip Platform
AMCOM M261/MK66. AMCOM M261/Mk66 missile: Fall Review 2 Matt Galante Adrian Lauf Ashley Devoto Shannon Stonemetz Filiz Genca Jeffery Kohlhoff Jason Newquist.
Final Presentation Annual project (Part A) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony Orbach.
Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.
Sub-Nyquist Reconstruction Characterization Presentation Winter 2010/2011 By: Yousef Badran Supervisors: Asaf Elron Ina Rivkin Technion Israel Institute.
By: Daniel Barsky, Natalie Pistunovich Supervisors: Rolf Hilgendorf, Ina Rivkin Characterization Sub Nyquist Implementation Optimization 11/04/2010.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Performed by: Alexander Pavlov David Domb Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
© 2009 Altera Corporation Floating Point Synthesis From Model-Based Design M. Langhammer, M. Jervis, G. Griffiths, M. Santoro.
Performed by:Liran Sperling Gal Braun Instructor: Evgeny Fiksman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
GPS-INS RESAMPLING VERIFICATION Final Presentation Annual project (Part B) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony.
FPGA BASED REAL TIME VIDEO PROCESSING Characterization presentation Presented by: Roman Kofman Sergey Kleyman Supervisor: Mike Sumszyk.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Characterization presentation High Speed Digital Systems.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Copyright 2011 controltrix corpwww. controltrix.com Global Positioning System ++ Improved GPS using sensor data fusion
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
Velocity Estimation from noisy Measurements
Presentation transcript:

Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System

Agenda 1. General overview 2. Our Project 3. Working environment 5. Timeline GPS/INS Computing System 4. Design Solution

GPS/INS Computing System General overview “Even Noah got no salary for the first six months partly on account of the weather and partly because he was learning navigation.” Mark Twain

GPS/INS navigation INS Characteristics Self-contained Provides accurate position and velocity over short time periods but slowly drifts over time More expensive and heavier than GPS GPS Characteristics Relies on GPS satellites: susceptible to jamming, RF interference, multipath and integrity problems Provides accurate position and velocity over longer time periods but has high frequency noise By combining the outputs of a GPS and an INS, the performance issues of both systems can be remedied. Both Global Positioning System (GPS) and Inertial Navigation System (INS) has its advantages and disadvantages. GPS/INS Computing System

Tightly Coupled INS/GPS GPS/INS Computing System IMU Strap down Inertial Navigation Algorithm State Update Filter Innovation Calculation GPS ∆V m ∆ θm∆ θm PIPI VIVI qIqI P INS/GPS V INS/GPS q INS/GPS P SAT  meas  PP VV qq b   SDINS.

Kalman & Particle filter Standard filter used in navigation systems is extended Kalman filter (EKF) Disadvantages of the extended Kalman filter: –EKF is not an optimal estimator for non-linear systems –Optimized for statistical noise only Particle filter can be used as an alternative to EKF, these to improve estimation's accuracy. Particle filters is a sophisticated model estimation technique based on simulation using sufficient number of samples GPS/INS Computing System

Theoretical Solution 0 Initialization 1 Particle Propagation 2 Particle Update & Normalization 3 State Estimation 4 Effective N calculation 5 D computation 6 Re-sampling 7 Regularization 8 Weight Re-computation GPS/INS Computing System  Implementing the tightly coupled INS/GPS navigation unit with the particle filter, according to algorithm developed in Technion.  The theoretical algorithm stages:

Project Goals Establishing the efficiency of the particle filter based, tightly coupled INS/GPS navigation unit realization. Designing an efficient real- time particle filter based, tightly coupled INS/GPS navigation unit. GPS/INS Computing System

GPS Computing System

General Project will be performed in 2 stages. First part in this semester. Project will be performed by several work groups Our group will implement Particle Propagation and State Estimation stages in this first part. Both stages need to be performed each 0.01 sec, regardless of other stages performance. GPS Computing System

Group Project Goals – PART 1 Learning GPS/INS navigation using Particle Filter algorithm Learning VHDL language Learning FPGA environment Implementation of Particle Propagation and State Estimation stages of algorithm GPS/INS Computing System

Working Environment

Gidel PROCStar II GPS/INS Computing System Up to 4 ALTERA Stratix II 60 to 180 FPGAs Five level memory structure (over 2.5GB) Typical system frequencies: Mhz. Flexible clocking system. Up to 695 available I/Os. Up to 5 PSDBs (ProcStar II Daughter Boards): Camera Links, machine I/Os and other interfaces. Expandable system: up to 96 DDR II I/Os between PROCStar II boards. Up to 660 Gbits per second connectivity between FPGAs.

Altera Stratix II GPS/INS Computing System 15,600 to 179,400 equivalent Logic elements Adaptive logic module (ALM), maximizes performance and resource usage efficiency Up to 9,383,040 RAM bits High-speed DSP blocks provide dedicated implementation of multiply-accumulate functions. Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device. Support for high-speed external memory Megafunctions support

Altera Quartus II Provides a multiplatform design environment for all phases of FPGA design. GPS/INS Computing System

State Vector - X[1..18] Position X[1..3] Velocity X[4..6] Quaternion X[7..10] Accelerometers offset X[11..13] Gyroscope drift X[14..16] GPS clock error X[17..18] GPS/INS Computing System

Design guidelines Constrains:  large amount of calculations  Limited hardware  real-time results Possible solutions:  Pipelining  Large amount of parallel calculation units Selected solution:  Max. Parallel processing  What can’t be parallel – will be Pipelined. GPS/INS Computing System

Solution – Top design GPS/INS Computing System Weight vector Particles propagation unit State estimation unit Estimated State Vector [1..18] Estimated State Vector [1..18] xN Extended State Vector [1..18] Extended State Vector [1..18] Extended State Vector [1..18] Controller

Parallel VS. Pipeline GPS/INS Computing System Considerations:  Max. parallel processes will result in Min. calculation time.  Number of parallel processes is limited by the hardware.  Not all calculations have to be parallel in order to comply with 100 Hz.

Parallel VS. Pipeline GPS/INS Computing System Conclusions:  The number of L.E.’s (available on the FPGA) will determine the number of parallel processes in the “Particle propagation unit” and the “State estimation unit”.  To complete this number to N, we will pipeline the processes in those units.

Particles Propagation block GPS/NS Computing System

1 Particle Propagation block GPS/INS Computing System

State estimation block GPS/INS Computing System

q estimation block – N units GPS/INS Computing System

Not q components estimation block GPS/INS Computing System

Growth capability GPS/INS Computing System  Each design unit, deals with a number of particles.  The basic calculations in each unit, are designed for one particle and is then multiplied.  The same design can be implemented with “bigger” FPGAs, by increasing the number of multiplications and parallel processes.  This can result in lesser pipelines which means faster realization.  It can also implement bigger N.

GPS/INS Computing System Timeline

GPS/INS Computing System GANTT – PART A