9/15/09 - L19 Sequential CircuitsCopyright 2009 - Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

Slides:



Advertisements
Similar presentations
9/15/09 - L6 Other Gate typesCopyright Joanne DeGroat, ECE, OSU1 Other gate types.
Advertisements

L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.
Give qualifications of instructors: DAP
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.
CPEN Digital System Design Chapter 5 Sequential Circuits Storage Elements and Sequential Circuit Analysis C. Gerousis © Logic and Computer Design.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.
ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.
INTRODUCTION TO SEQUENCIAL CIRCUIT
9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.
COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.
Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 22: Sequential Circuit Design (1/2) Prof. Sherief Reda Division of Engineering,
Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 23: Sequential Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
L5 – Sequential Circuit Design
ECE 101 An Introduction to Information Technology Digital Logic.
Chap 4. Sequential Circuits
1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
Designing Sequential Logic Circuits Ilam university.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi
ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)
ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
State Machine Design with an HDL
CSE 140 Lecture 8 Sequential Networks
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
Flip Flops.
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
Copyright Joanne DeGroat, ECE, OSU
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Sequential Circuits: Latches
State Machine Design with an HDL
L11 – Midterm Review.
FLIP-FLOPS.
Sequential Circuits UNIT- IV
Copyright Joanne DeGroat, ECE, OSU
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Presentation transcript:

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits

9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU2 Class 19 – Sequential Circuits  Definitions  Latches Set-Reset – SR The D Latch  Material from section 5-1 and 5-2 of text

Combination Logic  Logic that performs some transformation operation on the inputs to produce outputs which are simple logic functions of the input.  The outputs reflect a function of the current values on the inputs.  There is not the capability to hold the value of the input. 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU3

Sequential Logic  Logic elements capable of storing a logic value.  Sequential circuits are those circuits that employ these elements.  Will be looking at the methodologies for sequential circuit design. 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU4

Basic structure  The basic structure of a synchronous sequential circuit is shown here.  Synchronous – One input is a clock and on the clock the next state becomes the present state of the system.  Sequential – The circuit transitions between states in a regular manner. 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU5

Definitions  Inputs – All the outside logic signal inputs to the circuit. Typically, the clock is not consider part of the signal inputs of the circuit.  Outputs – The logic signal outputs.  Present State – the logic value of all the state variables of the system. These are stored in the state memory.  Next State – Given the present state and the current values on the inputs, the next state represents the next logic state the circuit will transition to on the next clock. 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU6

The SR Latch  The SR (Set-Reset) Latch  And its operation 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU7

The waveform  A simulation waveform would look something like this 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU8

Other implementations of the SR  With NAND Gates  And adding a control input 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU9

The D Latch  The most common element in today’s VLSI 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU10

Another implementation  The implementation used in VLSI used properties of the technology to reduce circuit elements and power consumption. 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU11

The VLSI implemention  The VLSI implementation uses the transmission gate. With control input of 1 the input = the output With control input of 0 it is an open circuit Used inverter feedback pair to store state. Transmission gate requires 2 transistors. Inverts require 2 transistors T-gate Latch – 8 or 10 transistors (depends on availability of clk’ 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU12

Contrast with the gate circuit  The D latch circuit in the text would take 18 transistors in a VLSI circuit.  This is contrasted to 8 or 10 transistors. 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU13

Class 19 assignment  Covered sections 5-1 and 5-2  Problems for hand in none  Problems for practice 5-2  Reading for next class: sections 5-3 9/15/09 - L19 Sequential Circuits Copyright Joanne DeGroat, ECE, OSU14