Portable Heart Attack Detector (PHAD) Final Presentation

Slides:



Advertisements
Similar presentations
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Advertisements

Masters Presentation at Griffith University Master of Computer and Information Engineering Magnus Nilsson
Nios II Processor-Based Self- Adaptive QRS Detection System Institution: Indian Institute of Technology, Kharagpur Participants: Sai Prashanth, Prashant.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
MotoHawk Training Model-Based Design of Embedded Systems.
1 DIFFERENTIAL POLARIZATION DELAY LINE Controller FINAL REPORT D0215 Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
PC Applications Course LabVIEW: Laboratory Virtual Instrument Engineering Workbench Graphical Programming Easy to use Faster Development Time.
1 Control System Using LabVIEW Performed by: Goldfeld Uri Schwartz David Project instructor: Alkalay Daniel Reuben Amir Technion – Israel Institute of.
Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
Performed by: Volokitin Vladimir Tsesis Felix Instructor: Mony Orbah המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
1 Portable Heart Attack Detector (PHAD) Mid Semester Presentation May 25, 2005 Technion – Israel Institute of Technology Department of Electrical Engineering.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
1 Link Division Multiplexing (LDM) for NoC Links IEEE 2006 LDM Link Division Multiplexing Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion –
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
Controls Lab Interface Improvement Project #06508Faculty Advisors: Dr. A. Mathew and Dr. D. Phillips Project Objectives This work focused on the improvement.
1 Portable Heart Attack Detector (PHAD) Characterization Presentation April 6, 2005 Technion – Israel Institute of Technology Department of Electrical.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
1 Portable Heart Attack Detector (PHAD) Spring semester, 2005 Technion – Israel Institute of Technology Department of Electrical Engineering High-Speed.
Tejas Bhatt and Dennis McCain Hardware Prototype Group, NRC/Dallas Matlab as a Development Environment for FPGA Design Tejas Bhatt June 16, 2005.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
S UB -N YQUIST S AMPLING DSP & S UPPORT C HANGE D ETECTOR M IDTERM PRESENTATION S UB -N YQUIST S AMPLING DSP & S UPPORT C HANGE D ETECTOR M IDTERM PRESENTATION.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
An FPGA implementation of real-time QRS detection H.K.Chatterjee Dept. of ECE Camellia School of Engineering & Technology Kolkata India R.Gupta, J.N.Bera,
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
W.Skulski Phobos Workshop April /2003 Firmware & software development Digital Pulse Processor DDC-8 (Universal Trigger Module) Wojtek Skulski University.
1 A Portable Tele-Emergent System With ECG Discrimination in SCAN Devices Speaker : Ren-Guey Lee Date : 2004 Auguest 25 B.E. LAB National Taipei University.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
Department of Communication Engineering, NCTU
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
Lab Group L2Bx EECE 380 – Electrical Engineering Design Studio (Spring 2014) 1 Spectrum Analyzer Michael Halpenny-Mason, Presenter 2, Presenter 3, Presenter.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Towards the Design of Heterogeneous Real-Time Multicore System Adaptive Systems Laboratory, Master of Computer Science and Engineering in the Graduate.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.
Sub-Nyquist Sampling Algorithm Implementation on Flex Rio
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahmovich Yaakov Aharon.
Presenters: Genady Paikin, Ariel Tsror. Supervisors : Inna Rivkin, Rolf Hilgendorf. High Speed Digital Systems Lab Yearly Project Part A.
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Electrocardiogram (ECG) application operation Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012 Characterization.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
Programming in LabVIEW
0v1.
Lesson 2: Introduction to Control programming using Labview
הודעות ריענון מהיר והרחבות Charts & Graphs גרף XY בניית מחולל אותות
Course Agenda DSP Design Flow.
Matlab as a Development Environment for FPGA Design
VHDL Introduction.
LabVIEW Acoustic Filtering Resources
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

Portable Heart Attack Detector (PHAD) Final Presentation Technion - Israel Institute of Technology Department of Electrical Engineering High-Speed Digital Systems Lab Portable Heart Attack Detector (PHAD) Final Presentation Supervisor Daniel Alkalay System architectures Nir Gluzman Alexei Iolin Nov 27, 2005

AGENDA Project objective System block diagram ECG signal analysis algorithm Firmware block diagram LabVIEW development platform VI blocks and GUI Summary and conclusions System demonstration

Project objective Develop a system that detects R characteristic point and measures ST-elevation and QRS duration. Implement the system on National-Instrument(*) Real-Time FPGA development environment using LabVIEW graphical programming language. PXI-7831R PXI-1042Q (*) website: http://ni.com

Basic ECG complex R P Q S T

ST Elevation

System block diagram

ECG signal analysis algorithm ECG characteristic points are detected with DWT (Discrete Wavelet Transform). DWT is implemented with “Algorithme à trous” (implementation without decimation). Source: “A wavelet-based ECG delineator: evaluation on standard databases”, IEEE Transaction on biomedical engineering, April 2004.

Why can ECG characteristic points be detected with Wavelet transform? Algorithm (cont.) Why can ECG characteristic points be detected with Wavelet transform? The Wavelet transform (WT) is proportional to the derivative of the filtered version of the signal. Zero-crossing of the WT corresponds to the local maxima or minima of the filtered signal. Maximum absolute values of the WT are associated with the maximum slopes in the filtered signal.

Algorithm (cont.) ECG waves are composed of slopes and local maxima or minima. Therefore, QRS complex produces an unique pattern (max-min-max).

ECG characteristic points detection flow chart

Q, S detection

R detection

Firmware block diagram Algorithm has been implemented in VHDL. Firmware includes 3 main blocks: Wavelet decomposition. d4 signal processing for QRS complex detection and calculation of QRS duration. ST elevation calculation.

Firmware (cont.) Top level

LabVIEW development platform What is LabVIEW? Graphical programming language with built-in functions for I/O, control, analysis and data presentation. LabVIEW advantages: Intuitive graphical development similar to flowcharting. Bulit-in tools for design, control, data acquisition and data presentation.

LabVIEW development platform (cont.) Platform includes two independent modules: LabVIEW for Windows (Host):  Floating-point calculations.  Data presentation.  Off-line data acquisition. LabVIEW for FPGA:  Fix-point signal processing.  Real-time data acquisition.  VHDL integration. Synchronization via interrupts

VI blocks and GUI FPGA Data trans-ceiving between FPGA (signal processing) and host (data presentation) is based on synchronization interrupts. FPGA synchronization interrupts demands sequential framing operations: FPGA VI includes three frames: I/O and signal processing modules (VHDL core). Sampling time delay. IRQ to host. HDL clock is synthesized from ‘while loop’ index’s LSB.

VI blocks and GUI (cont.) FPGA VI

VI blocks and GUI (cont.) Host Host includes two independent sub VIs: Test mode for system verification (off-line ECG analyzing). Real-time controlling mode for analyzing on-line ECG signals. Host’s GUI graphically presents both sub VIs outputs and controls FPGA module.

VI blocks and GUI (cont.) Test mode VI

VI blocks and GUI (cont.) Real-time controlling mode VI

VI blocks and GUI (cont.) System’s GUI

Summary and conclusions Project involves a system development for a medical application. The system is based on a firmware implementation for a sophisticate signal processing algorithm (DWT). ECG real-time DWT analysis is feasible for HW implementation. This project has familiarized us with new development tools and techniques, such as: LabVIEW, HDL designer, ModelSim, Matlab/Simulink. Real-time system development. HW-SW integration.

Summary and conclusions System performance Both QRS complex and R characteristic point FP (False Positive = false alarm) rates are very low. QRS complex TP (True Positive) rate is very high (>95%). R characteristic point TP rate is lower than in Matlab/Simulink model, because implemented algorithm doesn’t use d2 and d3 (in addition to d4). System can be used as STEMI detector, because QRS complex TP rate is high enough to detect irregular ST level variations on time.

Summary and conclusions LabVIEW platform advantages Rapid prototype system. Dedicated hardware and software. I/O easy access.

Summary and conclusions LabVIEW platform disadvantages Development environment is non-conventional - design extraction to other non NI environments is NOT possible. VHDL code is hidden from user. Lack of debugging tools. Unfriendly VHDL interface. Emulator supports FPGA simulations but doesn’t support IRQ simulation (FPGA-Host data trans-ceiving).

The faculty of mechanical engineering System demonstration The faculty of mechanical engineering

Questions?