DOM MB Rev 4.2 to Rev 5.0 Changes April 26, 2004 Gerald Przybylski Lawerence Berkeley National Laboratory.

Slides:



Advertisements
Similar presentations
1 Designing for DVI General Applications Considerations.
Advertisements

Greg Beau SerajAnanya. Outline  Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design.
January 6. January 7 January 8 January 9 January 10.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
 Firms engaged in the manufacturing of a variety of miscellaneous devices that are elements of larger electronic/electromechanical systems. ◦ Common.
Chapter 22 All About SCSI.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
Slide 1UCSB CMS Weekly Status MeetingCMS 4-Hybrid Test System Sam Burke EE UCSB 4-Hybrid Thermal Test System Status 13 October 2003 Sam Burke Lance Simms.
Parallel resonant dc-dc converter
Jan. 15, Safety Board Review (Rev D) Safety Board PCB Review (Rev D) Eric Warmbier.
Wearable Speech Enhancement Team Members: Brandon Mikulis Carl Audet John Dimmick Advisor: Dr. Amuso Coordinator: Professor Slack.
SNIFFER CARD for PCI-express channel SNIFFER CARD for PCI-express channel Mid Semester Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
Ch2: Operating Systems Dr. Basel Mahafzah. What is an Operating System? An operating system (OS) is a collection of programs which initializes the hardware.
Abstract – This work reports the study and hardware implementation of a dimmable electronic ballast for high pressure sodium lamps, and a microprocessor-based.
Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)
Consolidation program SPS Main Power Converters (Dipole & Quadrupole) K. Kahle / Q. King / G. Le Godec (TE-EPC) IEFC Workshop, 9 March 2012.
Analysis and Design of Power Electronic Circuits using Orcad
Chapter 8 All About SCSI.
Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Review, May 5, 2004Lawrence Berkeley National Laboratory DOM MB Hardware CDR and PRR, May 5, 2004 Gerald Przybylski Lawrence Berkeley National Laboratory.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.
PCB Layout Introduction
Practical Digital Design Considerations Part 1 Last Mod: January 2008 ©Paul R. Godin.
ADT490 TroubleShooting Device Failures. 2 Introduction ‣ Many problems are external to FAS ‣ Many are device problems.
POWER QUALITY.
©Richard L. Goldman 1 AT Style System Board (Animated Presentation) ©Richard L. Goldman April 25, 2002.
Part II: Using PCB Layout Software – Custom Component Libraries
PCB Layout Introduction
Data Logger For Mechanical Systems Group 2: Abdulrahman Al-Malki Faisal Al-Mutawa Mohammed Alsooj Yasmin Hussein 1.
The Mechanics Of Computers The Operating System (OS) & Hardware.
PMT Output, ATWD input, and Trigger Comparator Input Issues IceCube Note _105 Gerald Przybylski Lawerence Berkeley National Laboratory August 22, 2002.
DOM MB Status October 14, 2003 Gerald Przybylski Lawerence Berkeley National Laboratory GTPrzybylski 20/14/03 LBNL.
Basic Input/Output System
Icecube DOM Main Board Status and Development Plans R. Minor October 2003.
Team 2: Bluetooth Mass Storage Device By Ryan Weaver Preliminary PCB Layout and Design Narrative 1 Yucel ParsakYuri Kubo Scott PillowRyan Weaver.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
Tests of the Fully Loaded CSC Track Finder Backplane M.Matveev S.-J. Lee Rice University Alex Madorsky University of Florida 2 May 2005.
DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
ECE 477 Design Review Team 5  Spring 2010 Fred Grandlienard Andrew Gregor Kevin Mohr Ryan DeFord.
DOM Electronic Reliability Progress Report S.Colonges 09/04/2014.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
SunSatFriThursWedTuesMon January
DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.
5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Software Engineering Requirements Review June 5, 2002 LBNL Chuck McParland.
DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.
DOM MB Test Results at LBNL Main Board Readiness Status Review LBNL, July 2003 Azriel Goldschmidt.
Presented by : GROUP 1 Associates: Ajeet Kumar Pooja Raikar Sangamesha J M Utkarsh Kumar Viresh Mathad.
Project GabE ECE 135 – Spring 2005 Omar Al-Jadda Patrick Crosby Adam Durity Rahmin Sarabi.
Sophisticated Design Automatic Tailgate Week Four Deliverables September 12, 2001 Ted Akiskalos June Doan Tarek Elshazly Maggie Kim David Nimitz Sharon.
TLS203B0 DEMO Board User Guide. Board Overview and Quick Start GND Ground V OUT Output Voltage V IN Input Voltage EN Enable Input TLS203B0LDV ADJ in PG-TSON-10.
Partners: Zayira Vasquez Frantz St Valliere Lucy Lin.
J.PRAKASH.  The term power quality means different things to different people.  Power quality is the interaction of electronic equipment within the.
Basics of Bypass Capacitor, Its Functions and Applications.
INTEGRATED SUBSYSTEM BUILD & TEST ANDRE PELLETREAU, JEREMY WILLMAN, KAI MASLANKA, VINCENT STOWBUNENKO, & KERRY OLIVEIRA.
Development of T3Maps adapter boards
IFX1763/IFX54441 DEMO Board User Guide
SUBMITTED BY EDGEFX TEAM
DC/DC Converter Flexibility Enables Adding Noise Reduction Circuitry
Reverse Engineered PIC-101 DC-DC converter example
Mini-drawers, FE-ASIC , Integrator
SMART CARD ENABLED EMPLOYEE IDENTIFICATION FOR SECURITY PURPOSE
University of Wisconsin-Madison / SSEC
Upgrading Your PC: Flash Memory and Gathering User Information
Network Fundamentals – Chapter 8
Command and Data Handling
Presentation transcript:

DOM MB Rev 4.2 to Rev 5.0 Changes April 26, 2004 Gerald Przybylski Lawerence Berkeley National Laboratory

Review, May 5, 2004Lawerence Berkeley National Laboratory 2 History Rev 1, January 3, 2003, Translation from OrCAD Rev 2, April 9, 2003, Booting & Memory troubles Rev 3, September 2, 2003, Clamping troubles Rev 4.1, February 3, 2004, ~ 110 changes incorporated Rev 4.2, March 15, 2004, ~ 12 more changes

Review, May 5, 2004Lawerence Berkeley National Laboratory 3 Status & Requirements Rev 4.2 Meets Performance Requirements BOM Mature, Minimized, Qualified Last batch: 20 cards; not loading errors, 1 solder bridge, 1 cold solder, 1 tombstone. Mechanical Tweaks Little Time Left for Improvements Changes Carry Risk

Review, May 5, 2004Lawerence Berkeley National Laboratory 4 Circuitry  Shield between DOMMB and delay for PS noise - Reduce EMI pick-up  Shield over 7W DC-DC converter - Reduce EMI pick-up  Add Bypass capacitors at ATWD for PS noise - Filter noise +Add 1.8V SDRAM Memory Power Option - One 0603 Jumper Footprint +Add enhancement for LC Tx Idle Restoration - Two 0603 Resistor Footprints & Traces

Review, May 5, 2004Lawerence Berkeley National Laboratory 5 Design for Manufacturability & for Integration Move/Modify Signal Connections - Twisted Pair Attachments Become Posts - Relocate RA SMB PMT Signal Connector DNL (do not load) TP25 - Resolve Interference with RA SMB 0.005” trace/space feasibility - Toward Full IPC 6012 Class 3 Compliance Serial number relocation - Enable inspection for sealed DOM

Review, May 5, 2004Lawerence Berkeley National Laboratory 6 Reliability Related Delete (?) Panasonic CM Inductor →Eliminate Capacitors with Pure Tin Leads - by Footprint Changes, 0603 → 0805 Miscellaneous No-Load hard and soft reboot push buttons Various loading clarifications in schematic

Review, May 5, 2004Lawerence Berkeley National Laboratory 7 Remaining Issues Communications Balun(s) Shielding/Moving DC-DC Converter to Suppress EMI consistently below ¼ SPE Timely Delivery of Corning Oscillators Tin on Corning Oscillator Components Undiscovered Integration Issues

Review, May 5, 2004Lawerence Berkeley National Laboratory 8 Conclusion Significant progress in the last year. Converging (or converged?) The performance is there. Small worries remain