1 Ó1998 Morgan Kaufmann Publishers Chapter 8 I/O Systems.

Slides:

Advertisements

Similar presentations

Chapter 6 I/O Systems.

Advertisements

1 Lecture 22: I/O, Disk Systems Todays topics: I/O overview Disk basics RAID Reminder: Assignment 8 due Tue 11/21.

IT253: Computer Organization

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.

Lecture 21Comp. Arch. Fall 2006 Chapter 8: I/O Systems Adapted from Mary Jane Irwin at Penn State University for Computer Organization and Design, Patterson.

1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.

CS-334: Computer Architecture

CSCE 212 Chapter 8 Storage, Networks, and Other Peripherals Instructor: Jason D. Bakos.

Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.

Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.

Parallel I/O Interface Memory CPUI/OTransducer Actuator Output Device Input Device Parallel Interface Microprocessor / Microcontroller Direct memory access(DMA)

EE30332 Ch8 DP – 1 Ch 8 Interfacing Processors and Peripherals Buses °Fundamental tool for designing and building computer systems divide the problem into.

S. Barua – CPSC 440 CHAPTER 8 INTERFACING PROCESSORS AND PERIPHERALS Topics to be covered  How to.

Lecture 25 Buses and I/O (2)

Interfacing Processors and Peripherals Andreas Klappenecker CPSC321 Computer Architecture.

1  1998 Morgan Kaufmann Publishers Chapter 8 Storage, Networks and Other Peripherals.

Processor Design 5Z0321 Processor Design 5Z032 Chapter 8 Interfacing Processors and Peripherals Henk Corporaal.

11/18/2004Comp 120 Fall November 3 classes to go No class on Tuesday 23 November Last 2 classes will be survey and exam review Interconnect and.

1  1998 Morgan Kaufmann Publishers Chapter 8 Interfacing Processors and Peripherals.

1 CSE SUNY New Paltz Chapters 8 Interfacing Processors and Peripherals.

1  2004 Morgan Kaufmann Publishers Chapters 8 & 9 (partial coverage)

1 Interfacing Processors and Peripherals I/O Design affected by many factors (expandability, resilience) Performance: — access latency — throughput — connection.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 22 - Input/Output.

COMP381 by M. Hamdi 1 Input/Output Systems. COMP381 by M. Hamdi 2 Motivation: Who Cares About I/O? CPU Performance: 60% per year I/O system performance.

Chapter 8: Part II Storage, Network and Other Peripherals.

INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.

Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.

Computer Architecture Lecture 08 Fasih ur Rehman.

Storage & Peripherals Disks, Networks, and Other Devices.

1 Chapter 7: Storage Systems Introduction Magnetic disks Buses RAID: Redundant Arrays of Inexpensive Disks.

CPU BASICS, THE BUS, CLOCKS, I/O SUBSYSTEM Philip Chan.

1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,

I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.

Computer Architecture Lecture10: Input/output devices Piotr Bilski.

DMA Versus Polling or Interrupt Driven I/O

CS2100 Computer Organisation Input/Output (AY2010/2011) Semester 2 Adapted from.

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

Lecture 35: Chapter 6 Today’s topic –I/O Overview 1.

I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.

August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,

MBG 1 CIS501, Fall 99 Lecture 18: Input/Output (I/O): Buses and Peripherals Michael B. Greenwald Computer Architecture CIS 501 Fall 1999.

Input-Output Organization

L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.

CS2100 Computer Organisation Input/Output – Own reading only (AY2015/6) Semester 1 Adapted from David Patternson’s lecture slides:

Csci 136 Computer Architecture II – IO and Storage Systems Xiuzhen Cheng

Adapted from Computer Organization and Design, Patterson & Hennessy ECE232: Hardware Organization and Design Part 17: Input/Output Chapter 6

MARIE:An Introduction to a Simple Computer Michael Dougherty September 17, 2009.

Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,

Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.

1 Lecture 14 Buses and I/O Data Transfer Peng Liu

BCS361: Computer Architecture I/O Devices. 2 Input/Output CPU Cache Bus MemoryDiskNetworkUSBDVD …

Mohamed Younis CMCS 411, Computer Architecture 1 CMCS Computer Architecture Lecture 26 Bus Interconnect May 7,

10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.

1  2004 Morgan Kaufmann Publishers Page Tables. 2  2004 Morgan Kaufmann Publishers Page Tables.

Mohamed Younis CMCS 411, Computer Architecture 1 CMCS Computer Architecture Lecture 25 I/O Systems May 2,

Computer Organization & Design 计算机组成与设计 Weidong Wang ( 王维东 ) College of Information Science & Electronic Engineering 信息与通信工程研究所 Zhejiang.

CMSC 611: Advanced Computer Architecture I/O & Storage Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted.

CSCE 385: Computer Architecture Spring 2014 Dr. Mike Turi I/O.

DIRECT MEMORY ACCESS and Computer Buses

Overview Parallel Processing Pipelining

Computer Architecture

Virtual Memory Main memory can act as a cache for the secondary storage (disk) Advantages: illusion of having more physical memory program relocation protection.

Lecture 13 I/O.

Input-output I/O is very much architecture/system dependent

EE 108B Review Session Friday, March 9th, 2007.

Computer System Design Lecture 10

CSC3050 – Computer Architecture

Presentation transcript:

1 Ó1998 Morgan Kaufmann Publishers Chapter 8 I/O Systems

2 Ó1998 Morgan Kaufmann Publishers 5 Components of Any Computer

3 Ó1998 Morgan Kaufmann Publishers “What’s This Stuff Good For?”

4 Ó1998 Morgan Kaufmann Publishers Motivation for Input/Output

5 Ó1998 Morgan Kaufmann Publishers I/O Design Issues

6 Ó1998 Morgan Kaufmann Publishers Outline

7 Ó1998 Morgan Kaufmann Publishers I/O System Performance

8 Ó1998 Morgan Kaufmann Publishers Simple Producer-Server Model

9 Ó1998 Morgan Kaufmann Publishers Throughput vs. Respond Time

10 Ó1998 Morgan Kaufmann Publishers Throughput Enhancement

11 Ó1998 Morgan Kaufmann Publishers I/O Benchmarks for Perf. Measure (1/2)

12 Ó1998 Morgan Kaufmann Publishers I/O Benchmarks for Perf. Measure (2/2)

13 Ó1998 Morgan Kaufmann Publishers Outline

14 Ó1998 Morgan Kaufmann Publishers I/O Device Examples and Speeds

15 Ó1998 Morgan Kaufmann Publishers Magnetic Disk

16 Ó1998 Morgan Kaufmann Publishers Disk History (1/2)

17 Ó1998 Morgan Kaufmann Publishers Disk History (2/2)

18 Ó1998 Morgan Kaufmann Publishers 1-inch Disk Drive!

19 Ó1998 Morgan Kaufmann Publishers Storage Technology Drivers

20 Ó1998 Morgan Kaufmann Publishers Historical Perspective

21 Ó1998 Morgan Kaufmann Publishers Technology Trends

22 Ó1998 Morgan Kaufmann Publishers Disk Device Technology

23 Ó1998 Morgan Kaufmann Publishers Photo of Disk Head, Arm, Actuator

24 Ó1998 Morgan Kaufmann Publishers Magnetic Disk Characteristic

25 Ó1998 Morgan Kaufmann Publishers Typical Numbers of a Magnetic Disk

26 Ó1998 Morgan Kaufmann Publishers Typical Numbers of a Magnetic Disk

27 Ó1998 Morgan Kaufmann Publishers Recent Example: Barracuda 180

28 Ó1998 Morgan Kaufmann Publishers Disk Device Performance ※ Assumes average seek distance is random

29 Ó1998 Morgan Kaufmann Publishers Example

30 Ó1998 Morgan Kaufmann Publishers Areal Density

31 Ó1998 Morgan Kaufmann Publishers Data Rate: Inner vs. Outer Tracks

32 Ó1998 Morgan Kaufmann Publishers Disk Performance Model/Trends

33 Ó1998 Morgan Kaufmann Publishers Reliability and Availability

34 Ó1998 Morgan Kaufmann Publishers Disk Arrays

35 Ó1998 Morgan Kaufmann Publishers Disk Summary

36 Ó1998 Morgan Kaufmann Publishers Outline

37 Ó1998 Morgan Kaufmann Publishers What Is a Bus?

38 Ó1998 Morgan Kaufmann Publishers

39 Ó1998 Morgan Kaufmann Publishers Advantages of Buses

40 Ó1998 Morgan Kaufmann Publishers Disadvantage of Buses

41 Ó1998 Morgan Kaufmann Publishers The General Organization of a Bus

42 Ó1998 Morgan Kaufmann Publishers Master versus Slave

43 Ó1998 Morgan Kaufmann Publishers Buses According to Functionality

44 Ó1998 Morgan Kaufmann Publishers A Computer System with One Bus: Backplane Bus

45 Ó1998 Morgan Kaufmann Publishers A Two-Bus System

46 Ó1998 Morgan Kaufmann Publishers A Three-Bus System

47 Ó1998 Morgan Kaufmann Publishers Main Components of Intel Chipset

48 Ó1998 Morgan Kaufmann Publishers Buses According to Clocking

49 Ó1998 Morgan Kaufmann Publishers Simple Synchronous Protocol

50 Ó1998 Morgan Kaufmann Publishers Simple Synchronous Protocol (Write)

51 Ó1998 Morgan Kaufmann Publishers Asynchronous Handshake (Read)

52 Ó1998 Morgan Kaufmann Publishers Asynchronous Handshake (Write)

53 Ó1998 Morgan Kaufmann Publishers Multiple Potential Bus Masters: Need Arbitration

54 Ó1998 Morgan Kaufmann Publishers Daisy Chain Bus Arbitration

55 Ó1998 Morgan Kaufmann Publishers Centralized Parallel Arbitration

56 Ó1998 Morgan Kaufmann Publishers Increasing the Bus Bandwidth

57 Ó1998 Morgan Kaufmann Publishers Increasing Transaction Rate on Multimaster Bus

58 Ó1998 Morgan Kaufmann Publishers Summary of Bus Options

59 Ó1998 Morgan Kaufmann Publishers Bus Summary

60 Ó1998 Morgan Kaufmann Publishers Outline

61 Ó1998 Morgan Kaufmann Publishers What Need to Make I/O Work?

62 Ó1998 Morgan Kaufmann Publishers Instruction Set Architecture for I/O

63 Ó1998 Morgan Kaufmann Publishers Memory Mapped I/O

64 Ó1998 Morgan Kaufmann Publishers Processor-I/O Speed Mismatch

65 Ó1998 Morgan Kaufmann Publishers Processor Checks Status before Acting

66 Ó1998 Morgan Kaufmann Publishers Polling: Programmed I/O

67 Ó1998 Morgan Kaufmann Publishers Alternative to Polling?

68 Ó1998 Morgan Kaufmann Publishers I/O Interrupt

69 Ó1998 Morgan Kaufmann Publishers Interrupt Driven Data Transfer

70 Ó1998 Morgan Kaufmann Publishers Questions Raised about Interrupts

71 Ó1998 Morgan Kaufmann Publishers Improving Data Transfer Performance

72 Ó1998 Morgan Kaufmann Publishers What is DMA (Direct Memory Access)?

73 Ó1998 Morgan Kaufmann Publishers Delegating I/O from CPU: DMA

74 Ó1998 Morgan Kaufmann Publishers Delegating I/O from CPU: IOP

75 Ó1998 Morgan Kaufmann Publishers Responsibilities of Operating System

76 Ó1998 Morgan Kaufmann Publishers Functions OS Must Provide

77 Ó1998 Morgan Kaufmann Publishers OS: I/O Requirements

78 Ó1998 Morgan Kaufmann Publishers Summary