Electrical Characteristics of ICs Part 3 Last Mod: January 2008  Paul R. Godin.

Slides:

Advertisements

Similar presentations

CMOS Logic Circuits.

Advertisements

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

ELEC 301 Volkan Kursun Design Metrics ECE555 - Volkan Kursun

Digital Electronics Logic Families TTL and CMOS.

Logic Families and Their Characteristics

Ch 11 Bipolar Transistors and Digital Circuits

Courtesy : Prof Andrew Mason CMOS Inverter: DC Analysis By Dr.S.Rajaram, Thiagarajar College of Engineering.

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 331 – Digital System Design.

ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri.

Voltage Transfer Characteristic for TTL

ECES 352 Winter 2007Ch 11 Bipolar Digital Pt. 21 Simplified Transistor - Transistor Logic (TTL) *Transistor - Transistor Logic (TTL) *Simplified form of.

Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

Physical States for Bits. Black Box Representations.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #5

3.3 CMOS Logic 1. CMOS Logic Levels NextReturn Logic levels for typical CMOS Logic circuits. Logic 1 (HIGH) Logic 0 (LOW) Undefined Logic level 5.0V 3.5V.

Digital Circuits. Analog and Digital Signals Noise margins in Logic Circuits VMVM.

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 301 – Digital Electronics.

ECE 331 – Digital System Design Electrical Characteristics of Logic Gates, Circuit Design Considerations, and Programmable Logic Devices.

3 Microelettronica – Elettronica digitale 2/ed Richard C. Jaeger, Travis N. Blalock Copyright © 2005 – The McGraw-Hill Companies srl Chapter 15 Introduction.

Logic Families Introduction.

Digital logic families

ECE 331 – Digital System Design Power Dissipation and Propagation Delay.

Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.

CSET 4650 Field Programmable Logic Devices Dan Solarek Logic Families Introduction & Overview.

Digital Devices. Implementing logic circuits Shorthand notation Electrical characteristics.

Digital IC Family.

INTEGRATED CIRCUIT LOGIC FAMILY

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Digital Logic Families PHYS3360/AEP3630 Lecture 26 1.

Electrical Characteristics of ICs Technician Series.

Digital Design: Principles and Practices

Electrical Characteristics of Logic Gates Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

Decode 1.1 Decoder, Encoders and Displays ©Paul Godin Updated Aug 2013.

Practical Digital Design Considerations Part 1 Last Mod: January 2008 ©Paul R. Godin.

TS 1.1 Basic Digital Troubleshooting 1 ©Paul Godin Updated August 2013 gmail.com.

Electrical Characteristics Practice Problems 1 Last Mod January 2008  Paul R. Godin with Solutions.

ECE 331 – Digital System Design Constraints in Logic Circuit Design (Lecture #13) The slides included herein were taken from the materials accompanying.

Practical Digital Design Considerations Review of Concepts Created February 2008 ©Paul R. Godin.

Chapter 11 Logic Gate Circuitry.

Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.

Physical States for Bits. Black Box Representations.

IC Logic Families Wen-Hung Liao, Ph.D.

1 Transistors, Boolean Algebra Lecture 2 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

Digital to Analog Converters (DAC) 2 ©Paul Godin Created March 2008.

Astable Multivibrators ©Paul Godin Created February 2007 Oscillator Basics.

Electrical Characteristics of IC’s

Logic Gate Specifications Definitions. Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate.

Digital Integrated Circuits A Design Perspective

Noise Margin 1 - David M. Zar - 12/7/2015 Noise Margin Definition n (from JEDEC Dictionary) Noise margin: The maximum voltage amplitude of extraneous signal.

Solid-State Devices & Circuits

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Electrical Characteristics of IC’s Part 2

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Digital Logic Inverter Clasificacion de Circuitos y frecuencia maxima.

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

Physical Properties of Logic Devices Technician Series Created Mar

Waveform 1.1 Basic Digital Waveform Parameters 1 Paul Godin Updated September 2007 Last edit Sept 2009.

CMOS technology and CMOS Logic gate. Transistors in microprocessors.

Waveform 1.1 Basic Digital Waveform Parameters 1 Paul Godin Updated December 2014.

Electrical Characteristics of Logic Gates

CMOS technology and CMOS Logic gate

Basic Digital Logic: X-OR and X-NOR Gates

Lecture 4 EGRE 254 1/26/09.

Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.

Basic Digital Logic: X-OR and X-NOR Gates

Chapter – 2 Logic Families.

Electrical Characteristics Practice Problems #1

Electrical Characteristics Practice Problems 1

Electrical Calculations

Presentation transcript:

Electrical Characteristics of ICs Part 3 Last Mod: January 2008  Paul R. Godin

Input/Output Voltages Elec3.2

Voltage and Logic Values Digital logic is represented as a voltage value. We are accustomed to assuming the following: –Logic high = 5V –Logic Low = 0V In reality: –Applied voltage values, and the resultant logic highs and lows, vary by device family. Some logic operates on 3.3 Volts, others on 12 Volts and yet other applications operate on a +12/-12 Volt logic. –many digital logic devices produce logic values that are not ideal. Elec3.3

Voltage Issues When designing systems, we must ensure that the logic voltage output of a (driving) gate will be interpreted properly by the receiving (loading) gate. Elec3.4 Vcc 1 Vcc 2

Output Voltage Specifications V OH : Voltage Output High. –Minimum voltage produced for a high state. V OL : Voltage Output Low. –Maximum voltage produced for a low state. Output Voltage Minimum Maximum V OH V OL Some TTL logic high outputs can be as little as 2.4 volts (on a 5 Volt system). Elec3.5

Input Voltage Specifications V IH : Voltage Input High. –Minimum voltage required for a high state. V IL : Voltage Input Low. –Maximum voltage required for a low state. Minimum Maximum V IH V IL Elec3.6 Input Voltage

Voltage Output/Input V OH V OL V IH V IL Undefined V CC Ground Undefined OutputInput Minimum Maximum Gate inputs that receive voltage levels within the undefined zone are unable to reliably determine the logic level. Elec3.7

IC’s must have minimum and maximum criteria for output levels. –For output, the high must have a minimum acceptable voltage level –For output, the low must have a maximum acceptable voltage level IC’s must have minimum and maximum criteria for input levels –For input, the high must have a minimum acceptable voltage level –For input, the low must have a maximum acceptable voltage level Voltage Characteristics Elec3.8

Noise Margin Elec3.9

Noise Noise: Unwanted electrical signal. Noise Margin: The ability to tolerate noise. –Noise margin defines the difference between the worst- case voltage output and input levels. CMOS devices have larger input logic level ranges, making them less susceptible to noise. Elec3.10

Voltage Output/Input OutputInput V OH V OL V IH V IL Undefined V CC Ground Undefined Minimum Maximum Noise Margin Elec3.11

Noise Anticipated Signal Actual Signal with Noise Undefined Output Elec3.12 LOW HIGH Undefined LOW HIGH Undefined Input

Improved Noise Margin Anticipated Signal Actual Signal with Noise Output Elec3.13 LOW HIGH Undefined LOW HIGH Undefined Input

Noise Margin Calculation Noise Margin is the difference between the worst-case output voltages to the worst-case input levels. Elec3.14

Noise Margin Example 4011B: –V OH : 4.95 V –V OL : 0.05 V –V IH : 3.5 V –V IL : 1.5 V OutputInput Minimum Maximum 4.95 V 0.05 V 3.5 V 1.5 V Noise Margin Elec3.15

Noise Margin Example 7400: –V OH : 2.4 V –V OL : 0.4 V –V IH : 2 V –V IL : 0.8 V OutputInput Minimum Maximum 2.4 V 0.4 V 2 V 0.8 V Noise Margin Elec3.16

END ©Paul R. Godin gmail.com Elec3.17