1 LAPPD Team meeting 6/10/2010 Ossy Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Integration of Front-End.

Slides:



Advertisements
Similar presentations
Construction of electronic systems C.Bohm Components + connections 2-pole (resistors), 3-pole (transistors) 4-pole (transformers) pole vacuum tubes)
Advertisements

Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
CSC 405 Lab 1 - Building a Simple Combinatorial Circuit In this laboratory exercise you will learn about the layout of some small-scale integrated circuits.
1 LAPD Team Meeting 10/14/09 O.H.W. Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Bialkali Photocathode.
TJ Sulliv an Matt Salazar Curt Watson Team Members.
Optical image tube with Medipix readout
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
Experiment #2: Introduction to Logic Functions and their Gate-Level Hardware Implementations CPE 169 Digital Design Laboratory.
A Solder Reflow Oven Dylan Gifford David Cobler. A typical $30,000 Reflow Oven Solder Paste Surface Mount Technology.
Investigating Basic Circuits Pre-Activity Discussion
Science Specification Table 12 keV keV for neutral particles 40.5 cm 2 image plane Electronic Noise 3 keV FWHM Proton Dead Layer
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
January 25, 2003Richard Talaga1 High Voltage Distribution for RPCs Simple Model of Detector & HV Specifications & Requirements Simple HV Distribution Layout.
IC packaging and Input - output signals
Chip Carrier Package as an Alternative for Known Good Die
Transition Board Redesign aka: The Connector Project Project Manager: Ashley Walker Teammates: Brad Westgate and Bryn Hollen NASA Mentor: Dr. F. Scott.
Reconfigurable Patch Antenna With Matching Network Presented by: Mike Bly, Josh Rohman Advisor: Dr. Prasad N. Shastry.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
Ch4 Electronic Components Circuit/Schematic Symbols.
2007 Electronic Project Kit Remote Control Nightlight Biological & Agricultural Engineering.
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
TLC5940 controller / 16 RGB LEDs Eric Moore 1/25/2009 ~druid/balloon/ Files and image of circuit ALL PIN NUMBERS ARE SIMPLIFIED.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
Electronic Products. Objectives Learn what a 555 timer is and what it can be used for Learn how to connect a 555 timer up as a monostable Understand how.
Tray Factory Considerations Jean-Francois Genat UC LAPD Collaboration Meeting, June th 2010, Argonne. 1.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
LASOR research supported under DARPA/MTO DoD-N Program Award Number W911NF Packaging Emily F. Burmeister, Walter Yuen, Henrik N. Poulsen, John.
Electronic Components Circuit/Schematic Symbols. RESISTOR Resistors restrict the flow of electric current, for example a resistor is placed in series.
LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.
Basic Logic Functions Defined with Truth Tables AND OR Complement ABF ABF AF
Design of a readout system for RPCs Olu Amoda2 The LODEN Group The group is an association of Fermilab scientists who teamed up to build a cosmic ray.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Team 2: Bluetooth Mass Storage Device By Ryan Weaver Preliminary PCB Layout and Design Narrative 1 Yucel ParsakYuri Kubo Scott PillowRyan Weaver.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
1 LAPPD Team meeting 6/10/2010 Ossy Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Bialkali Photocathode.
Groningen, 1-2 February 2001 FPU Preliminary Design Review1 First Stage Cryogenic IF Amplifier Centro Astronómico de Yebes Observatorio Astronómico Nacional.
Information for the assembly of the test board w/ PMT and preamps
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
1 Jim Thomas - LBL A proposal to close the Grid Leak “it will never die” Yuri Fysiak, Jim Thomas & Gene VanBuren Eric Anderssen, Howard Wieman & Jon Wirth.
Pads Assembly- Zamiatin Si Detector – ELMA/Dubna/MSU Interface Board – dubna/baskagiv Carrier Board -dubna/baskagiv Pre-Amp –sleniov(analog) Basilev-dubna.
1 Jim Thomas - LBL Sector Tools – a conversation with Jon Wirth and Eric Anderssen August 28 th, 2015.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
Team 4 Mike Niksa, David Freidin Emily Blount, Ben Moeller.
TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.
Rutherford Appleton Laboratory Particle Physics Department 1 Serial Powering Scheme Peter W Phillips STFC Rutherford Appleton Laboratory On behalf of RAL.
For Third year Biophysics Special Students. Prepared by: Abdo A. Elfiky. Assistant Lecturer, Biophysics Department, Faculty of Science, Cairo University.
Report on dummy detector Equipped with Heater & sensors NA62 GigaTracker Working Group Meeting May 24 th 2011.
CERN – 7 Oct 04 1 LHCb Muon Grounding Anatoli Katchouk CERN Alessandro Balla, Paolo Ciambrone, Maurizio Carletti, Giovanni Corradi, Giulietto Felici, Rosario.
1 PFP Team Meeting Particles and Fields Package Weekly Team Meeting, SSL April Dave Curtis, PFP PM.
TRIO-CINEMA 1 UCB, 2/08/2010 ClydeSpace Electronic Power System Yashraj Khaitan Space Sciences Laboratory University of California, Berkeley.
DOODLE DRIVE Presenter: Edward Kidarsa Team 6 Tablet Controlled Vehicle.
Praxis I 13 Oct Outline Component & Device Measurement and Instrument Datasheet How to build circuit using breadboard.
PPAC production and status Kwangbok Lee Low Energy Nuclear Science team Rare Isotope Science Project Institute for Basic Science July 11,
Antennas By: Amy Haupt Senior. Introduction What is a microstrip antenna? What is a microstrip antenna? Design using Microwave Studio. Design using Microwave.
PandaX 实验中的电子学概述 郭国栋 Outline Introduction Original scheme Improved scheme PMT base design in PandaX I and PandaX II Decoupler design in.
Presentation Short Title
Calorimeter Mu2e Development electronics Front-end Review
Analog FE circuitry simulation
T1 Electronic status Conclusions Electronics Cards:
Digital System Implementation
Basic Digital Logic.
HPS Motherboard Electronic Design
GLAST Large Area Telescope:
Digital Electronics Lab 2 Instructor:
Presentation transcript:

1 LAPPD Team meeting 6/10/2010 Ossy Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Integration of Front-End Electronics with the Ceramic Detector

2 LAPPD Team meeting 6/10/2010 Anode Design for Ceramic Package has Pin Connections 50Ω structure has 3.5mm period Complete ground plane back surface High Voltage connections

3 LAPPD Team meeting 6/10/2010 Anode interface Design for Ceramic Package 0.020” pins with MoMnW - Ni brazed into holes. Spacing easily achieved Reflections and impedence mismatching? Details can be manipulated

4 LAPPD Team meeting 6/10/2010 Electronics interface Design for Ceramic Package Crude concept using J-F Electronics Scheme Attach front end chip array to anode pins using through hole connections. Bond circuit ground planes to back of anode.

5 LAPPD Team meeting 6/10/2010 Electronics interface Design for Ceramic Package Through hole connections on preamp boards allow simple solder connections. Ground plane connection via silver epoxy?

6 LAPPD Team meeting 6/10/2010 High Voltage Connections to Anode on Ceramic Package High voltage resistors Cable to HV supply