C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
1 CS 20 Lecture 14 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Boolean Algebra ‘An algebra of Logic’ Prepared by: Manish Kumar, Asst Master (Comp. Sc.) Sainik School Gopalganj.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Slide 1-1 Organizational Remarks I don’t use the exercises in Mano/Kime; this way you can use them as review exercises (for many of them there are solutions.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Computer Engineering (Logic Circuits) (Karnaugh Map)
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Minimisation ENEL111. Minimisation Last Lecture  Sum of products  Boolean algebra This Lecture  Karnaugh maps  Some more examples of algebra and truth.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
1 Minterm and Maxterm Expressions Definition: a minterm of n variables is a product of the variables in which each appears exactly once in true or complemented.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Copied with Permission from prof. Mark PSU ECE
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
BR 2/1/991 Truth Tables (again) Recall that a boolean equation can be represented by a Truth Table A B C F
THE K-MAP.
Karnaugh Maps Not in textbook. Karnaugh Maps K-maps provide a simple approach to reducing Boolean expressions from a input-output table. The output from.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
K-maps and Decoders Prof. Sin-Min Lee Department of Computer Science.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
Plotting functions not in canonical form
ECE/CS 352 Digital Systems Fundamentals
ECE 2110: Introduction to Digital Systems
Karnaugh Maps.
Digital Logic and Design
E- Lesson: Karnaugh Maps (K-Map ).
Optimized Implementation of Logic Function
BASIC & COMBINATIONAL LOGIC CIRCUIT
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Laws & Rules of Boolean Algebra
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
ECE 331 – Digital System Design
Computer Architecture
Presentation transcript:

C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing all input variables of a function in either true or complementary form Canonical Form – a function expressed in either fully minterms or fully maxterms Literal – each occurrence of a variable of a function in either true or complementary form

C.S.Choy40 DESIGN MINIMIZATION Reduce Hardware Reduce Number of Inputs In Boolean Expression –Minimum number of terms –Minimum number of literals

C.S.Choy41 DESIGN MINIMIZATION USING BOOLEAN ALGEBRA Example F = (A+B+C)(A+B+C)(A+B+C)(A+B+C) (A+B+C)(A+B+C) no. of terms = 6 no. of literals = 18 F = ABC + ABC

C.S.Choy42 DESIGN MINIMIZATION USING KARNAUGH MAP K-Map A graphical representation of a truth table organized in such a way to facilitate minimization based on the following Boolean property AB + AB = A Each square corresponds to a minterm A 1 is place in the K-map if the corresponding minterm produce a 1 in the truth table. Otherwise, a 0 is placed

C.S.Choy43 3-VARIABLE (INPUT) K-MAP –Adjacent squares differ only in the value of one variable (remember gray code) –Top and bottom, and extreme left and right are joined pairs, quads, or octets –Minimization is performed by looping adjacent 1s in pairs, quads, or octets. Any complementary variables (true and complement) in the loop are redundant –Since variables A and B have complementary occurrence in the loop, A and B are redundant in the expression F = C101 F=ABC+ABC+ABC+ABC

C.S.Choy44 4-INPUT K-MAP There are alternatives in looping that may give rise to equivalent minimal solution

C.S.Choy45 K-MAP MINIMIZATION GUIDELINE 1.Loop all isolated 1s 2.Consider each remaining 1 separately. If it can be looped in more than one way, try another 1 instead. Otherwise, include it in the largest possible loop 3.A minimal solution is derived as soon as all 1s are covered. In the process of making the largest loop, it is permissible to use previously covered 1s

C.S.Choy46 HANDLING OF DON’T CARE CONDITIONS IN K-MAP There are conditions in digital systems that are immaterial to a certain task. In these conditions, output is irrelevant F = ABC + ABC + ABC + ABC Normal expression does not indicate any don’t care conditions. F is simplified to F = AC + BC + ABC With K-map, 1 can be assigned to any don’t care to –Form largest possible loop –Combine isolated 1 to form a loop F = C + AB X – don’t care input condition

C.S.Choy47 5-INPUT K-MAP Alternative

C.S.Choy48 DESIGN EXAMPLE Design a 4-input circuit that will function as a majority detector. The circuit should output high when a majority of the inputs are high