LAB 0 : OVERVIEW. Max+Plus II Fill in particulars License will be provided within 12 hrs.

Slides:

Advertisements

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Advertisements

Programming Logic Gate Functions in PLCs

ECE 3130 – Digital Electronics and Design

Electrical and Computer Engineering MIDI Note Number Display UGA Presentation and Demo ECE 353 Lab B.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

ECE – 329 Fall 2007 Lab Manual for Xilinx Example: Design and simulation of a Half Adder Instructor: Dr.Botros.

How to use the VHDL and schematic design entry tools.

Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.

ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.

CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.

Use Quartus II Design Procedure. Use Quartus II Create Project.

Lab 04 :Serial Data Control Systems : Slide 2 Slide 3 Slide 4 NOR Gate: NAND Gate: NOR / NAND Alternate Symbols: Slide 5 XOR and XNOR Gate: Serial Data.

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,

TODAY YOU ARE LEARNING to explain why data is represented in computer systems in binary form 2. to understand and produce simple logic diagrams.

Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.

EKT 221 / 4 DIGITAL ELECTRONICS II

Copyright © 1997 Altera Corporation 9/12/97 Mix Design Entry within Max+Plus II Danny Mok Altera HK FAE

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221G, Me as I typed this slides.

Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G,

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

ECE122 – Digital Electronics & Design

Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221B,

Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,

Lab 3 : Multiplier Overview.

1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.

Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE

정 용 군 ( 전자공학과 대학원 ) 대상 : VLSI 설계 연구회 1,2,3 학년 기간 : ~ Synopsys Tool 교육 Synopsys 교육 1.

Creating your Home Directory During Labs you will need to save all your work in a folder called CP120 (or PC120) in your Home Directory (drive I:) To get.

This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.

Lecture #2 Page 1 ECE 4110– Sequential Logic Design Lecture #2 Agenda 1.Logic Design Tools Announcements 1.n/a.

Lab 2 : Overview Combinational System.

Copyright © 1997 Altera Corporation 11/21/2015 P.1 Compilation is too Long Danny Mok Altera HK FAE

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

 Seattle Pacific University EE Logic System DesignCAD-VHDL-1 The Grunt Work of Design Many design tasks require a lot of time and effort Forming.

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=

2. Graphic Editor 를 이용하여 Logic Gate 만들기 1 컴퓨터 구조 실습 안내서.

Start with loading the picture Locate your camera’s USB cable –it looks something like this:

11 EENG 1920 Introduction to VHDL. 22 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

Teaching Digital Logic courses with Altera Technology

Figure 2.1. A binary switch. x1=x0= (a) Two states of a switch S x (b) Symbol for a switch.

ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.

Tutorial for Modelsim 1 Installation Download the Modelsim Student Edition: Follow the.

STEP-1 START PROTEUS Click on START button and you will get “ Proteus 7 professional “  Install Lab Center Proteus in the PC.  After Successful installation.

How to use ISE Dept. of Info & Comm. Eng. Prof. Jongbok Lee.

Combinational Logic Design

Lab 1: Using NIOS II processor for code execution on FPGA

ECE 3130 Digital Electronics and Design

The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.

Figure 1.1 The Altera UP 1 CPLD development board.

Lab 2 : Overview Combinational System.

ECE 3130 Digital Electronics and Design

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

CR 245L Digital Design I Lab Sum of Products, 7-Segment Display,

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Information of the LO Subject: Information Theory Domain: Algorithms

Schematics 201 Lecture Topic: Electrical Symbols

Waveforms & Timing Diagrams

KS4 Electricity – Electronic systems

Logic Gates AIM: To know the different types of logic gate

Presentation transcript:

LAB 0 : OVERVIEW

Max+Plus II

Fill in particulars License will be provided within 12 hrs Read the installation instruction

► It is a Computer Aided Design (CAD) tool to create logic circuits. ► It can work on simulation through waveform generator OR ► It can be programmed/downloaded to an Altera UP (Univ. Prog.) board. Max+Plus II Connect using byte blaster cable

Altera Max+Plus II Altera UP-2 Training Board

Lab 0 : Intro to Max+Plus II ► Intro to Altera Max+Plus II software ► Understanding behavior of a basic logic circuits ► Analyze waveform simulation

Lab 0 : Intro to Max+Plus II You will learn to: ► Insert basic logic symbol using Graphic Editor ► Use of Max+Plus II library ► Use 7 types of basic logic gates:  OR (OR2)  AND (AND2)  NOT  NAND (NAND2)  NOR (NOR2)  XOR  XNOR ► Use Input and Output Pins ► Make connections ► Simulate using Waveform Editor ► Creating Symbol from your logic gates design

Type of editor in Altera Max+Plus II In Lab0 you will learn to use: 1.Graphic Editor File 2.Waveform Editor File

Graphic Editor File ► File -> New -> Select Graphic Editor Library of symbols : prim – basic logic blocks mf – macro funtions of 7400 series mega_lpm – high level cct funtions edif – macro funtion building blocks Double left click will pop out the enter symbol window

Inserting Symbols from library Please browse around to fimiliarize with all the symbols available in the library and check the symbol drawing representation

Your project should look something like this

Waveform Editor : Simulation ► Once you have finish designing using the Graphic Editor ► Open up the Waveform Editor File -> New -> Select Waveform Editor ► Adjust your End time and Grid Size File ->End time (total length of simulation wave) Options -> Grid Size (interval)

How to determine End Time and Grid Size Seconds (s) Miliseconds (ms) Miroseconds (us) Nanoseconds (ns) Considerations : no of input & cycle Eg : 3 input and 1 cycle ; 000 to 111 = 8 levels per cycle We can use : End Time 8s and Grid Size 1s Or : End time 8ms and Grid 1ms BUT is it practicle??? BEST case : End time 1ms and Grid 500us OTHER EXAMPLES??

Waveform Editor : Simulation Type in your input and output pins in this column Make sure they are the same as the one used in the project

Waveform Editor : Simulation Your output should be similar to this

Warning ► Make sure step 10, 11 and 12 is followed 10 : File -> Project -> Save & Check 11 : Processing -> Functional SNF Extractor 12 : File -> Project -> Save, Compile & Simulate ► Ensure also that lab0 project is set as current project : File->Project -> Set project to current file