Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length.

Slides:



Advertisements
Similar presentations
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Advertisements

Fast Algorithms For Hierarchical Range Histogram Constructions
Hoofdstuk 6 Het voorspellen van prestaties Prof. dr. ir. Dirk Stroobandt Academiejaar
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
Interconnect Complexity-Aware FPGA Placement Using Rent’s Rule G. Parthasarathy Malgorzata Marek-Sadowska Arindam Mukherjee Amit Singh University of California,
BSPlace: A BLE Swapping technique for placement Minsik Hong George Hwang Hemayamini Kurra Minjun Seo 1.
Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Background information Formal verification methods based on theorem proving techniques and model­checking –to prove the absence of errors (in the formal.
High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department
Congestion Driven Placement for VLSI Standard Cell Design Shawki Areibi and Zhen Yang School of Engineering, University of Guelph, Ontario, Canada December.
DARPA Assessing Parameter and Model Sensitivities of Cycle-Time Predictions Using GTX u Abstract The GTX (GSRC Technology Extrapolation) system serves.
Toward Better Wireload Models in the Presence of Obstacles* Chung-Kuan Cheng, Andrew B. Kahng, Bao Liu and Dirk Stroobandt† UC San Diego CSE Dept. †Ghent.
Problem 1 Defining Netlist Snarl Factor. Some Background A B C D F G EH A B C D F G EH Congested area PlacementRouting A B C D F G E H Netlist == Graph.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
International Symposium of Physical Design Sonoma County, CA April 2001ER UCLA UCLA 1 Congestion Estimation During Top-Down Placement Xiaojian Yang Ryan.
Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
University of Toronto Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati (Univ. of Illinois) Farid N. Najm (Univ. of Toronto)
Estimation of Wirelength Reduction for λ-Geometry vs. Manhattan Placement and Routing H. Chen, C.-K. Cheng, A.B. Kahng, I. Mandoiu, and Q. Wang UCSD CSE.
Accurate Pseudo-Constructive Wirelength and Congestion Estimation Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Xu Xu, UCSD CSE Dept., La Jolla Supported.
Managing Interconnect Resources Embedded SLIP Tutorial Phillip Christie.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
SLIP 2000April 8, Efficient Representation of Interconnection Length Distributions Using Generating Polynomials D. Stroobandt (Ghent University)
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
Cost-Based Tradeoff Analysis of Standard Cell Designs Peng Li Pranab K. Nag Wojciech Maly Electrical and Computer Engineering Carnegie Mellon University.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
VLSI Physical Design: From Graph Partitioning to Timing Closure Paper Presentation © KLMH Lienig 1 EECS 527 Paper Presentation Accurate Estimation of Global.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
MASSOUD PEDRAM UNIVERSITY OF SOUTHERN CALIFORNIA Interconnect Length Estimation in VLSI Designs: A Retrospective.
Global Routing.
CAD for Physical Design of VLSI Circuits
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
Improved Cut Sequences for Partitioning Based Placement Mehmet Can YILDIZ and Patrick H. Madden State University of New York at BinghamtonComputer Science.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,
Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.
Modern VLSI Design 3e: Chapter 10 Copyright  1998, 2002 Prentice Hall PTR Topics n CAD systems. n Simulation. n Placement and routing. n Layout analysis.
ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.
Chris Chu Iowa State University Yiu-Chung Wong Rio Design Automation
International Workshop on System-Level Interconnection Prediction, Sonoma County, CA March 2001ER UCLA UCLA 1 Wirelength Estimation based on Rent Exponents.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
"Fast estimation of the partitioning Rent characteristic" Fast estimation of the partitioning Rent characteristic using a recursive partitioning model.
ESSCIRC 2003 tutorial, September 15, 2003 Interconnect-centric design for future SoC and NoC 1 A System Designer’s View on SoC Communication Architectures.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.
1 Floorplanning of Pipelined Array (FoPA) Modules using Sequence Pairs Matt Moe Herman Schmit.
The Annealing Algorithm Revisited L.P.P.P. van Ginneken DigiPen Institute of Technology.
Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
Scientific Contributions
VLSI Quadratic Placement
Revisiting and Bounding the Benefit From 3D Integration
Defect Tolerance for Nanocomputer Architecture
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
Interconnect Architecture
EE5780 Advanced VLSI Computer-Aided Design
Presentation transcript:

Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length Distribution Models Tutorial at SLIP 2001 March 31, 2001

Dirk Stroobandt, SLIP Why a priori interconnect prediction? Basic models Rent’s rule A priori wire length prediction Recent advances Outline

March 31, 2001Dirk Stroobandt, SLIP Why a priori interconnect prediction? Basic models Rent’s rule A priori wire length prediction Recent advances Outline

March 31, 2001Dirk Stroobandt, SLIP Interconnect: importance of wires increases (they do not scale as components). A priori: For future designs, very little is known. The sooner information is available, the better. A Priori Interconnect Prediction = estimating interconnect properties and their consequences before any layout step is performed. Extrapolation to future systems: Roadmaps. To improve CAD tools for design layout generation. To evaluate new computer architectures. Why A Priori Interconnect Prediction?

March 31, 2001Dirk Stroobandt, SLIP Extrapolation to future systems: Roadmaps. GTX* et al. Why A Priori Interconnect Prediction? * A. Caldwell et al. “GTX: The MARCO GSRC Technology Extrapolation System.” IEEE/ACM DAC, pp , 2000 (

March 31, 2001Dirk Stroobandt, SLIP To improve CAD tools for design layout generation. Why A Priori Interconnect Prediction? More efficient layout generation requires good wire length estimates. layer assignment in routing effects of vias, blockages congestion,... A priori estimates are rough but already provide a better solution through fewer design cycle iterations.

March 31, 2001Dirk Stroobandt, SLIP Why A Priori Interconnect Prediction? To evaluate new computer architectures OIIC Project (

March 31, 2001Dirk Stroobandt, SLIP Goal: Predict Interconnect Requirements vs. Resource Availability

March 31, 2001Dirk Stroobandt, SLIP Circuit designFabricationPhysical design Setting of SLIP Research Domain in the Design Process

March 31, 2001Dirk Stroobandt, SLIP Components of the Physical Design Step Layout Layout generation CircuitArchitecture

March 31, 2001Dirk Stroobandt, SLIP Net Terminal / pin The Three Basic Models Circuit model Placement and routing model Model for the architecture Pad Channel Manhattan grid using Manhattan metric Cell Logic block

March 31, 2001Dirk Stroobandt, SLIP Why a priori interconnect prediction? Basic models Rent’s rule A priori wire length prediction Recent advances Outline

March 31, 2001Dirk Stroobandt, SLIP T = t B p Rent’s Rule (simple) 0  p*  1 (complex) Normal values: 0.5  p*  0.75 Measure for the complexity of the interconnection topology Intrinsic Rent exponent p* p = Rent exponent Rent’s rule was first described by Landman and Russo* in For average number of terminals and blocks per module in a partitioned design: t  average # term./block * B. S. Landman and R. L. Russo. “On a pin versus block relationship for partitions of logic graphs.” IEEE Trans. on Comput., C-20, pp , 1971.

March 31, 2001Dirk Stroobandt, SLIP Rent’s Rule (cont.) Rent’s rule is a result of the self-similarity within circuits Assumption: the complexity of the interconnection topology is equal at all levels.

March 31, 2001Dirk Stroobandt, SLIP BB TT If  B cells are added, what is the increase  T? In the absence of any other information we guess Overestimate: many of  T terminals connect to T terminals and so do not contribute to the total. We introduce* a factor p (p <1) which indicates how self-connected the netlist is + placement optimization Or, if  B &  T are small compared to B and T Statistically homogenous system T B Rent’s Rule (other definition) (Dense) region: B cells, T terminals * P. Christie and D. Stroobandt. “The Interpretation and Application of Rent’s Rule.” IEEE Trans. on VLSI Systems, Special Issue on SLIP, vol. 8 (no. 6), pp , Dec

March 31, 2001Dirk Stroobandt, SLIP Rent’s Rule (summary) average Rent’s rule Rent’s rule is experimentally validated for a lot of benchmarks. T = t B p Distinguish between: p*: intrinsic Rent exponent p: placement Rent exponent p’: partitioning Rent exponent Deviation for high B and T: Rent’s region II* Also: deviation for low B and T: Rent region III** ** D. Stroobandt. “On an efficient method for estimating the interconnection complexity of designs and on the existence of region III in Rent’s rule.” Proc. GLSVLSI, pp , * B. S. Landman and R. L. Russo. “On a pin versus block relationship for partitions of logic graphs.” IEEE Trans. on Comput., C-20, pp , 1971.

March 31, 2001Dirk Stroobandt, SLIP Why a priori interconnect prediction? Basic models Rent’s rule A priori wire length prediction Recent advances Outline

March 31, 2001Dirk Stroobandt, SLIP Partition the circuit into 4 modules of equal size such that Rent’s rule applies (minimal number of pins). 2. Partition the Manhattan grid in 4 subgrids of equal size in a symmetrical way. Donath’s* Hierarchical Placement Model * W. E. Donath. Placement and Average Interconnection Lengths of Computer Logic. IEEE Trans. on Circuits & Syst., vol. CAS-26, pp , 1979.

March 31, 2001Dirk Stroobandt, SLIP Each subcircuit (module) is mapped to a subgrid. 4. Repeat recursively until all logic blocks are assigned to exactly one grid cell in the Manhattan grid. Donath’s Hierarchical Placement Model mapping

March 31, 2001Dirk Stroobandt, SLIP Donath’s Length Estimation Model At each level: Rent’s rule gives number of connections number of terminals per module directly from Rent’s rule (partitioning based Rent exponent p’); number of nets cut at level k (N k ) equals where  depends on the total number of nets in the circuit and is bounded by 0.5 and 1.

March 31, 2001Dirk Stroobandt, SLIP Donath’s Length Estimation Model Length of the connections at level k ? Donath assumes: all connection source and destination cells are uniformly distributed over the grid. Adjacent ( A -) combination Diagonal ( D -) combination

March 31, 2001Dirk Stroobandt, SLIP Results Donath Scaling of the average length L as a function of the number of logic blocks G : L G p = 0.7 p = 0.5 p = 0.3 Similar to measurements on placed designs.

March 31, 2001Dirk Stroobandt, SLIP Results Donath Theoretical average wire length too high by factor of L G experiment theory 0

March 31, 2001Dirk Stroobandt, SLIP Occupation probability* favours short interconnections (for placement optimization) (darker) Keep wire length scaling by hierarchical placement. Improve on uniform probability for all connections at one level (not a good model for placement optimization). Improving on the Placement Optimization Model * D. Stroobandt and J. Van Campenhout. Accurate Interconnection Length Estimations for Pre- dictions Early in the Design Cycle. VLSI Design, Spec. Iss. on PD in DSM, 10 (1): 1-20, 1999.

March 31, 2001Dirk Stroobandt, SLIP Including Placement Optimization Wirelength distributions contain two parts: site density function and probability distribution all possibilities requires enumeration (use generating polynomials*) probability of occurrence shorter wires more probable * D. Stroobandt and H. Van Marck. “Efficient Representation of Interconnection Length Distributions Using Generating Polynomials.” Workshop SLIP 2000, pp , 2000.

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability Function From this we can deduct that Local distributions at each level have similar shapes (self-similarity)  peak values scale. Integral of local distributions equals number of connections Wire length Theory Experiment L p,1 P1P1 L 1,l L p,2 P2P2 L 2,l L p,0 P0P0 L 0,l DlDl Length l Number of connections For short lengths: Global distribution follows peaks.

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability Function Same result found by using a terminal conservation technique* * J. A. Davis et al. A Stochastic Wire-length Distribution for Gigascale Integration (GSI) - PART I: Derivation and Validation. IEEE Trans. on Electron Dev., 45 (3), pp , C BA C BA C BA C BA C BA =+-- TACTAC TABTAB T BC TBTB T ABC = +-- Assumption: net cannot connect A,B, and C B B BB BB B ABB BB B C C C C C C C C C C C C

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability Function For cells placed in infinite 2D plane B B BB BB B ABB BB B C C C C C C C C C C C C

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability: Results 8 Occupation prob L G Donath Experiment Use probability on each hierarchical level (local distributions).

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability: Results Effect of the occupation probability: boosting the local wire length distributions (per level) for short wire lengths Occupation prob. 100 Wire length Percent of wires ,1 0, Per level Total Global trend Donath 1 Wire length Per level Total Global trend 10000

March 31, 2001Dirk Stroobandt, SLIP Effect of the occupation probability on the total distribution: more short wires = less long wires  Average wire length is shorter Occupation Probability: Results Wire length Percent wires Occupation prob. Donath

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability: Results Wire length Percent wires Occupation prob. Donath Global trend -23% -8% +10% +6%

March 31, 2001Dirk Stroobandt, SLIP Occupation Probability: Results 0, Wire length Number of wires Occupation prob. Donath Measurement 10

March 31, 2001Dirk Stroobandt, SLIP Why a priori interconnect prediction? Basic models Rent’s rule A priori wire length prediction Recent advances Outline

March 31, 2001Dirk Stroobandt, SLIP Length of Multi-terminal Nets Difference between delay-related and routing-related applications*: - Source-sink pairs Assume A is source A-B at level k A-C and A-D at level k+1 Count as three connections - Entire Steiner tree lengths Segments A-B, C-D and E-F A-B and C-D at level k E-F at level k+1 Add lengths to one net length A B C D Level k +1 Level k F E Net terminal Steiner point * D. Stroobandt. “Multi-terminal Nets Do Change Conventional Wire Length Distribution Models.” Workshop SLIP 2001.

March 31, 2001Dirk Stroobandt, SLIP Extension to Three-dimensional Grids* * D. Stroobandt and J. Van Campenhout. “Estimating Interconnection Lengths in Three- dimensional Computer Systems.” IEICE Trans. Inf. & Syst., Spec. Iss. On Synthesis and Verification of Hardware Design, vol. E80-D (no. 10), pp , * A. Rahman, A. Fan and R. Reif. “System-level Performance Evaluation of 3-dimensional Integrated Circuits.” IEEE Trans. on VLSI Systems, Spec. Iss. on SLIP, pp , 2000.

March 31, 2001Dirk Stroobandt, SLIP Anisotropic Systems* * H. Van Marck and J. Van Campenhout. Modeling and Evaluating Optoelectronic Architectures. Optoelectronics II, vol of SPIE Proc. Series, pp , 1994.

March 31, 2001Dirk Stroobandt, SLIP Anisotropic Systems Not all dimensions are equal (e.g., optical links in 3rd D) Possibly larger latency of the optical link (compared to intra- chip connection); Influence of the spacing of the optical links across the area (detours may have to be made); Limitation of number of optical layers Introducing an optical cost

March 31, 2001Dirk Stroobandt, SLIP External Nets Importance of good wire length estimates for external nets* during the placement process: For highly pin-limited designs: placement will be in a ring-shaped fashion (along the border of the chip). * D. Stroobandt, H. Van Marck and J. Van Campenhout. Estimating Logic Cell to I/O Pad Lengths in Computer Systems. Proc. SASIMI’97, pp , 1997.

March 31, 2001Dirk Stroobandt, SLIP Wire Lengths at System Level At system level: many long wires (peak in distribution). How to model these? Estimation* based on Rent’s rule with the floorplanning blocks as logic blocks. * P. Zarkesh-Ha, J. A. Davis and J. D. Meindl. Prediction of Net length distribution for Global Interconnects in a Heterogeneous System-on-a-chip. IEEE Trans. on VLSI Systems, Spec. Iss. on SLIP, pp , 2000.

March 31, 2001Dirk Stroobandt, SLIP Conclusion Wire length distribution estimations have evolved a lot in the last few years and have gained accuracy but the work is not finished! Suggested reading (brand new book): D. Stroobandt. A Priori Wire Length Estimates for Digital Design. Kluwer Academic Publishers, pages, ISBN no x.