CMS Upgrade Workshop – Nov 20, 2008 1 H C A L Upgrade Workshop CMS HCAL Working Group FE Electronics: New GOL Nov 20, 2007 HCAL personnel interested in.

Slides:



Advertisements
Similar presentations
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Advertisements

LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
CMS HCAL HB RBX PPR - March, 2001 Electronics 1 H C A L Electronics Overview Electronics System Overview Power Backplane Readout Module (RM) Clock and.
CMS/CERN. Nov, 2001HCAL TriDAS1 HCAL Fiber Link Issues Use of CMS Tracker Fiber Links Drew Baden University of Maryland John Elias Fermilab.
LAr Frontend Board PRR Introduction 1.Overview of FEB functionality 2.FEB performance requirements 3.Development and evaluation of FEB 4.Organization of.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
The Optical Transmitters for the LHCb L0 Calorimeter Trigger G.Avoni, G. Balbi, A. Carbone, I. D’Antone, D. Galli, I. Lax, U. Marconi and V. Vagnoni, INFN,
IEEE06/San Diego R. Kass N Bandwidth of Micro Twisted-Pair Cables and Spliced SIMM/GRIN Fibers and Radiation Hardness of PIN/VCSEL Arrays W. Fernando,
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
CALOR2006 June 7, Julie Whitmore Fermilab Overview of the CMS Hadron Calorimeter.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
CMS HCAL upgrade and its electronics Tullio Grassi for the CMS HCAL collaboration PH/ESE group seminar CERN, 5 April 2011.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
GBT, an integrated solution for data transmission and TTC distribution in the SLHC Perugia, 17 May 2006 A. Marchioro, P. Moreira, G. Papotti CERN PH-MIC.
CMS Upgrade Workshop – Nov 20, H C A L Upgrade Workshop CMS HCAL Working Group FE Electronics: New QIE Nov 20, 2007 People interested in QIE10 development:
CMS HL-LHC EM Calorimeter Upgrade M. Hansen, CERN.
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Installation and Commissioning of the ATLAS LAr Readout Electronics
Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
HF Front-end status Tullio Grassi 11 Dec Overview The HF FEE will change entirely, including the backplane. Only the cable plant (fiber, copper)
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Paulo Moreira On behalf of the GBT collaboration 2015 – 02 – 23
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
Beam Secondary Shower Acquisition System: Front End: QIE10+GBTx+VTRx Student Meeting Jose Luis Sirvent PhD. Student 25/11/2013.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Beam Secondary Shower Acquisition System: Igloo2_UMd_Mezzanine and QIE10 preliminary testing PART II BE-BI-BL Jose Luis Sirvent Blasco
Dirk Wiedner 16 th February OT/ITCALO MUON RICH1/TT RICH2 +TFC system.
Calorimeter upgrade meeting – LAL /Orsay – December 17 th 2009 Low noise preamplifier Upgrade of the front end electronics of the LHCb calorimeter.
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Update on Optical Fibre issues Rainer Schwemmer. Key figures Minimum required bandwidth: 32 Tbit/s –# of 100 Gigabit/s links > 320, # of 40 Gigabit/s.
Fernández-Bedoya C., Marín J., Oller J.C., Willmott C. 9 th Workshop on Electronics for LHC Experiments. Amsterdam.
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Low Power GBT CMS Tracker Oriented Preliminary Design Specification A. Marchioro, P. Moreira Nov 2011.
Within ATLAS both TILECal and LAr are planning upgrades to the readout systems - current systems will reach limits on radiation exposure aging of components.
25 Sept 2001Tullio Grassi From MAPLD2001 ( space community conference ) Major causes of failures.
ESR December, H C A L HCAL Front-end Electronics ESR HCAL Front-end Electronics Report December, 2002 Theresa Shaw.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
CMS HCAL optical links Eric Hazen (BU), Tullio Grassi (UMD) OptoWG - 28 Sept 2011.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
LHCb Outer Tracker Electronics 40MHz Upgrade
DCFEB Production for LS2
Next generation rad-hard links
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
VMM Update Front End ASIC for the ATLAS Muon Upgrade
J.L. Sirvent1,2, B. Dehning1, J.Emery1, A. Diéguez2
LHCb Outer Tracker Upgrade Developments
TTC system for FP420 reference timing?
HCAL Configuration Issues
Synchronization Policy: HCAL will follow ECAL as much as possible
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
New DCM, FEMDCM DCM jobs DCM upgrade path
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

CMS Upgrade Workshop – Nov 20, H C A L Upgrade Workshop CMS HCAL Working Group FE Electronics: New GOL Nov 20, 2007 HCAL personnel interested in GOL/GBT: Jeremy Mans, Tullio Grassi, Drew Baden, Chris Tully, Julie Whitmore Slides borrowed from Chris Tully, Paolo Moreira, Sandro Marchioro, Jan Troska, Jorgen Christiansen,Terri Shaw

CMS Upgrade Workshop – Nov 20, H C A L 6 Channel FE Board Custom ASICs QIE (6 / board) Fermilab CCA (3 / board) Fermilab Low Voltage Regulator (2 / board) CERN Developed in rad hard process Gigabit Optical Link [GOL] (2 / board) CERN Developed in rad hard process MC100LVEP111 LVPECL clock fanout chip MC100LVELT23 LVPECL-LVTTL P82B96 I2C Transceiver (change to P82B715) AD590 Temp Sensor OP184 bi-polar OpAmpPZT222A transistor Honeywell VCSEL HFE419x-521 (2/board) [back side of board]

CMS Upgrade Workshop – Nov 20, H C A L 6 Channel FE Board (Backside) Honeywell VCSELs

CMS Upgrade Workshop – Nov 20, H C A L QIE10 12-Channel Cards Quad QIE10 Quad QIE10 Quad QIE10 Rad Hard FPGA (TDC/CCA) GOL 3 layers/tower - 1 inner, plus 2 inter-weaved outer

CMS Upgrade Workshop – Nov 20, H C A L HB Digital Readout Bandwidth Current Readout (1.6 GHz) Format Possible HB Readout (3.2 GHz) Format with GOL QIE0 8-bit QIE1 8-bit QIE2 8-bit TDC0 5-bit CapID(0-3) 2-bit ErrBit 1-bit QIE3 8-bit QIE4 8-bit QIE5 8-bit TDC3 5-bit CapID(4-5) 2-bit ErrBit 1-bit Optical Cable 1 Optical Cable 2 QIE6 8-bit QIE7 8-bit QIE8 8-bit TDC6 5-bit CapID(6-7) 2-bit ErrBit 1-bit QIE9 8-bit QIE10 8-bit QIE11 8-bit TDC9 5-bit CapID(8-11) 2-bit ErrBit 1-bit 64 bits/25ns per fiber

CMS Upgrade Workshop – Nov 20, H C A LGOLGOL Gigabit Optical Link (GOL) Configuration 32 bit mode; 1.6 Gb/s (8-bit/10-bit); Gigabit Ethernet Protocol Need to confirm max speed (3.2 Gbps?) w/ bit error rate test - UMinn At CERN, 30 Wafers with 1770 chips/wafer Packaging - (for order ~10,000, $2.5/chip, NRE already paid) Place order soon to avoid re-negotiating export license

CMS Upgrade Workshop – Nov 20, H C A L Connectorized VCSEL (HPD Boards)

CMS Upgrade Workshop – Nov 20, H C A L HCAL Fiber Bandwidth Fiber specifications Modal Bandwidth - measure of signal amplitude to drop 3dB 1000 MHz-km = Mbps HCAL fiber km 850nm --> 1000 MHz-km --> 7-8 Gbps

CMS Upgrade Workshop – Nov 20, H C A LCableCable Cable requirements Able to transmit 1.6 Gbps over 90 m with low dispersion 50/125  m rather than 62.5/125  m Very little darkening of fiber at HCAL radiation levels (3E11 n/cm2 and 1kRad TID) Plasma Optical Fiber – Graded-Index Multi-mode (Atlas) CMS HCAL rad test of RM fiber – no measurable change in transmission Controlled environment  No thermal or moisture issues (or rodents!) Fiber radiation study (Atlas) Plasma Optic Fiber 50/125  m Graded Index Multi-mode Ge-doped fiber selected Rad Tolerant (~0.1 dB/m at 800 Gy(Si) and 2E13 n/cm 2 ) Atlas Liquid Argon Cal (ATL-ELEC )

CMS Upgrade Workshop – Nov 20, H C A L Link requirements (General) Very expensive if developed by each expt/subsystem

CMS Upgrade Workshop – Nov 20, H C A L SLHC Link Project

CMS Upgrade Workshop – Nov 20, H C A L Develop Architecture

CMS Upgrade Workshop – Nov 20, H C A L GBT chipset

CMS Upgrade Workshop – Nov 20, H C A L GBT Link Bandwidth User Bandwidth: 3.36 Gbps

CMS Upgrade Workshop – Nov 20, H C A L VTRx Development

CMS Upgrade Workshop – Nov 20, H C A L COTS SEU studies

CMS Upgrade Workshop – Nov 20, H C A L GBT Schedule

CMS Upgrade Workshop – Nov 20, H C A L HCAL Needs for GBT GBT - HCAL “requirements” (from Tullio) Investigate 8bit/10bit (64 bit/66 bit) Latency does matter Max latency should not be greater than existing links Jitter needs to be better than QPLL Power dissipation should be lower than TTCrx/QPLL/GOL chipset Variations in latency of the GBT receiver (at detector) should be smaller than existing TTCrx receiver 8ns maximum over all range of operating conditions (temp, power supply, etc.) Estimate Latency Variations over a more limited range of operating conditions ( C)

CMS Upgrade Workshop – Nov 20, H C A L Issues - GOL Concerns Need to package GOLs (~$25k) Test speed of GOL link Fiber speed - OK. Test final config for BER Connections - will reduce max speed Need to live with TTC system Will this system be maintained when other subsystems switch to GBT in Phase II?

CMS Upgrade Workshop – Nov 20, H C A L Issues - GBT Concerns/Comments Need to design HCAL system architecture/topology How do we establish bunch synchronizing across asynchronous links? (from Jeremy) Similar to GCT problem GBT protocol - data frames are self synchronizing No need to send idle frames (abort gaps can be used for other things (Tullio comment) System requirements set by large users HCAL does not have many channels HCAL needs will not get priority Adding additional features adds “unnecessary” complexity to the chips/system GBT schedule is very tight for Phase I upgrades Tullio is starting to work on this project FPGA market survey and GBT emulator for FPGA testing