Radiation Tests Discussion 10 Feb 2014 Jason Gilmore TAMU Forward Muon Workshop.

Slides:



Advertisements
Similar presentations
A PCI Express Optical Link Based on Low-Cost Transceiver Qualified for Radiation Hardness Andrea Triossi, Diego Barrientos, Damiano Bortolato,
Advertisements

Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
Scrubbing Approaches for Kintex-7 FPGAs
1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
The Latchup Monitor System, ESA Meeting, December 9 th 2014 R. Secondo, A Masi, R. Losito, P. Peronnard, R. D’Aguanno, R. Ferraro The Latchup Monitor System,
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Students: Shalev Dabran Eran Papir Supervisor: Mony Orbach In association with: Spring 2005 High Speed Digital Systems Lab.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Virtex-6 Radiation Studies & SEU Mitigation Tests
SPS Beam Position Monitors: MOPOS Front-End Electronics Jose Luis Gonzalez BE/BI 22/11/2013.
CSC Endcap Muon Port Card Status Mikhail Matveev Rice University.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
Experience from using SRAM based FPGAs in the ALICE TPC Detector and Future Plans Johan Alme – for the ALICE TPC Collaboration FPGA.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
TRAD, Tests & Radiations 13/09/2011 LHC POWER CONVERTER Radiation analysis.
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF Mikhail Matveev Rice University 17 August 2012.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Apr, 2014 TE-EPC-CCE Radiation Tests
Very Forward Muon Trigger and Data Acquisition Electronics for CMS: Design and Radiation Testing 21 Sept 2012 Jason Gilmore Vadim Khotilovich Alexei Safonov.
US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.
The CCB, TTC and so forth Paul Padley, Mike Matveev.
1 CzajkowskiMAPLD 2005/138 Radiation Hardened, Ultra Low Power, High Performance Space Computer Leveraging COTS Microelectronics With SEE Mitigation D.
SMU Report: R&D work for ID upgrade May 3, UCSC R&D work on gigabit optical link for ATLAS ID readout upgrade at SMU Objectives: 1.Evaluate.
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
Slides for Opto-Working Group on COTS and PIC Microcontroller D. Underwood Sept 12, 2012.
Optical TMB Mezzanine Production Readiness Review J. Gilmore N. Amin, V. Khotilovich, V. Krutelyov, A. Safonov, A. Schneider, I. Suarez (Texas A&M University)
Radiation 4-5 December 2005 AB/BDI/BL.
NI Big Physics Summit CERN
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Status and Plans for Xilinx Development
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
GEM Firmware Concerns & Development Plans GEM Firmware Workshop February 2016 Texas A&M University 1.
Radiation Hardness of Trigger Electronics
OTMB Development and Upgrade Plan for LS2
DCFEB Production for LS2
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
CSC Hardware Upgrade Status
Test Boards Design for LTDB
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
University of California Los Angeles
University of California Los Angeles
Electronics for Physicists
A microTCA Based DAQ System for the CMS GEM Upgrade
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
SEE Characterization of XC7K70T, Kintex Serie7 familly FPGA from Xilinx Hello everyone, I’m ELG, I’m here today to present you a SEE ch…, performed at.
Effect of an ALCT SEU Much-overlooked good stuff
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
Electronics for Physicists
Xilinx Kintex7 SRAM-based FPGA
New DCM, FEMDCM DCM jobs DCM upgrade path
Presentation transcript:

Radiation Tests Discussion 10 Feb 2014 Jason Gilmore TAMU Forward Muon Workshop

Considerations for GEM Components VFAT 2/3 chips will require SEU testing – Must do this in a beamline test… protons  Requires at least 40 MeV beam  Need flux ~10 8 p/cm 2 /sec or higher Artix7 will require SEU and total dose tests – Can achieve both simultaneously in a beam test – Special firmware is probably required, with SEU mitigation  SEU tests must be designed in consideration of FPGA elements used in GEM firmware (BRAMs, GTX, etc) – Expected dose ~10 krad for 10 years at HL-LHC  Test to ~30 krad or more Other elements can probably be chosen from tables of already tested components – LDOs, PROMs, etc. – Need to make sure that OH-V2 uses GBT or Cern QPLL for de-jitter – What about SFF/SFP to be used for slice test? 2CMS Forward Muon Workshop at TAMUJ. Gilmore

Summary of All TAMU Reactor Tests (1) Part/Chip NameChip Type 10 krad Exposure Pass/Fail 30 krad Exposure Result Comments Maxim 8557ETEVoltage RegulatorPassFail 5 out of 6 die at 30 krads Micrel MIC69502WRVoltage RegulatorPass Micrel MIC49500WUVoltage RegulatorPass National Semi LP38501ATJ-ADJCT-NDVoltage RegulatorPass National Semi LP38853S-ADJ-NDVoltage RegulatorPass Sharp PQ05VY053ZZHVoltage RegulatorPassFailFails to regulate Sharp PQ035ZN1HZPHVoltage Regulator50% PassFailFails to regulate Sharp PQ070XZ02ZPHVoltage RegulatorFail Fails to regulate TI TPS740901KTWRVoltage RegulatorPass TI TPS75601KTTVoltage RegulatorFail Fails to regulate TI TPS75901Voltage RegulatorFail Fails to regulate ST Micro 1N5819diodePass ON Semi 1N5819diodePass Fairchild 2N7000N-channel FET transistorN/APass Analog Devices AD8028AR High Speed, Rail-to-Rail Input/Output AmplifiersN/APass Analog Devices ADM812Voltage MonitorN/APass National Semi LM41211M5-1.2 Precision Micropower Low Dropout Voltage ReferenceN/APass National Semi LM4121AIM5-ADJ Precision Micropower Low Dropout Voltage ReferenceN/APass CMS Forward Muon Workshop at TAMU3J. Gilmore

Summary of TAMU Reactor Tests (2) Part/Chip NameChip Type 10 krad Exposure Pass/Fail 30 krad Exposure Result Comments National Semi LM19CIZTO-92 Temperature SensorN/APass Maxim MAX680CSA+5V to ±10V Voltage ConverterN/APass Maxim MAX664CSA Dual Mode 5V/Programmable Micropower Voltage RegulatorN/AFailDead Maxim MAX4372High-Side Current-Sense AmplifierN/APass Micrel MIC35302High-Side Current-Sense AmplifierN/AFailDead Micrel MIC37302High-Side Current-Sense AmplifierN/AFailDead Fairchild MM3Z4V7CZener DiodeN/APass Fairchild MM3Z5V1BZener DiodeN/APass Sharp PQ7DV10Variable Output 10A Voltage RegulatorN/APass TI TPS7A7001Very Low Dropout, 2A RegulatorN/AFailFails to regulate CMS Forward Muon Workshop at TAMU4J. Gilmore

Summary of TAMU Reactor Tests (3) Part/Chip NameChip Type 10 krad Exposure Pass/Fail 30 krad Exposure Result Comments TI SN74LVC2T45 Two-bit Dual-supply Tri-statable Bus Transceiver N/APass Analog Devices ADM660ARCMOS Switched-Capacitor Voltage ConverterN/APass Analog Devices ADM8828Switched-Capacitor Voltage InverterN/APass Intersil ICL7660S-BAZSwitched-Capacitor Voltage ConverterN/AFailDead Linear Technology LTC1044CS8100mA CMOS Voltage ConverterN/APass Maxim MAX1044CSASwitched-Capacitor Voltage ConverterN/AFailDead Maxim MAX860-UIA "uMAX"Switched-Capacitor Voltage ConverterN/APass Maxim MAX861-ISASwitched-Capacitor Voltage ConverterN/APass Microchip TC1044SCOACharge Pump DC-TO-DC Voltage ConverterN/APass Microchip TC962COE High Current Charge Pump DC-to-DC ConverterN/APass CMS Forward Muon Workshop at TAMU5J. Gilmore

SEU Test Results for CSCs Performed at UC Davis and TAMU Cyclotron facilities – All chips survived 30 kRad dose Finisar Optical Transceiver ftlf8524e2gnl : Transmit side – Gigabit Ethernet packet transmission tests to PCI card, Hz  Bad or missing packets received at the PC are “transmit” SEUs  Note that the duty cycle here is significantly less than 100% – These SEUs caused lost GbE packets and rare “powerdown” events – SEU cross section result:  = (4.3 ± 0.3) * cm 2 – Correcting for real CSC transmitter duty cycle:  = 6.7 *10 -8 cm 2 per link  We expect to see ~10 SEU per link per day during HL-LHC running  Very low rate of single bit errors: just 1 error per 20 trillion bits on each link Finisar Optical Transceiver ftlf8524e2gnl : Receive side – These SEUs only caused transient bit errors – SEU cross section:  = (7.5 ± 0.1) *10 -9 cm 2 per link  We expect to see ~1 SEUs per link per day – *Three Finisars tested: one died at 33 krad, another at 41 krad  The third chip survived with 30 krad and still working on the bench in CMS Forward Muon Workshop at TAMUJ. Gilmore

FPGA SEU Results for CSCs Xilinx Virtex-6 FPGA, model xc6vlx195t-2ffg1156ces – Enabled native ECC feature in Block RAMs – CLB tests based on triple-voting system – Results are summarized below GTX Transceiver (55% used in FPGA) – Random PRBS data Gbps on each of eight links – These SEUs only caused transient bit errors in the data – SEU cross section result:  = (10 ± 0.8) * cm 2 Block RAM (74% used in FPGA) – Built-in ECC feature was used to protect data integrity – Software controlled write and read for BRAM memory tests – No errors were detected in the BRAM contents: mitigation at work – SEU cross section:   < 8.2 * cm 2 CLB (43% used in FPGA) – SEU cross section result:  = (6.0 ± 0.5) *10 -9 cm 2  With this we expect ~1 CLB SEU per FPGA per day in CSC DCFEBs 7CMS Forward Muon Workshop at TAMUJ. Gilmore

Other References From Magnus – tionHardCOTS 8TWEPP 2012J. Gilmore