FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial.

Slides:



Advertisements
Similar presentations
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Advertisements

MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
Integrated test environment for a part of the LHCb calorimeter TWEPP 2009 Carlos Abellan Beteta La Salle, URL 22/9/2009TWEPP09 Parallel session B2a - Production,
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
1 SciFi electronics meeting – CERN– June 20 th 2011 Some ideas about a FE for a SciFi tracker based on SiPM A. Comerma, D. Gascón Universitat de Barcelona.
MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.
Short study of a very simple LVDS shift The Barcelone VFE chip output is CMOS, -1.65/+1.65 volt. This output is then convert into serial LVDS format. Without.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Performance of SPIROC chips in SKIROC mode
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2013 – Feb – 20 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Jean-Marie Bussat – January 31, FPPA2000 characterization history Sumary of tests done at LBNL.
Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.
P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
16th July 2003Tracker WeekJohn Coughlan et. al.FED-UK Group Final FED Progress Report CMS Tracker Week 16th July 2003.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
The ATF Damping Ring BPM Upgrade Nathan Eddy, Eliana Gianfelice-Wendt Fermilab for the ATF Damping Ring BPM Team.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Intensity measurements using TRIC Juan Carlos Allica On behalf of: M. Andersen, D. Belohrad, L. Jensen, F. Lenardon, A. Monera, L. Søby 1.
CMS FED Testing Update M. Noy Imperial College Silicon Group.
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
24th October 2003 M. Noy, Imperial College London0 M. Noy FED Project Status.
FED 9U Analog Characterization Stefanos Dris CERN & Imperial College.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Predicting the In-System Performance of the CMS Tracker Analog Readout Optical Links Stefanos Dris CERN & Imperial College, London.
CMS FED Testing Update M. Noy & J. Leaver Imperial College Silicon Group.
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Tracker Week February presented by John Coughlan RAL FED Status FEDv2 Testing Pre-Series Manufacture Final Production.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
Possible LLRF Configuration in ILC Sigit Basuki Wibowo LLRF Workshop, Shanghai - Nov 5, 2015.
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Work on Muon System TDR - in progress Word -> Latex ?
DAQ ACQUISITION FOR THE dE/dX DETECTOR
SVD FADC SVD-PXD Göttingen, 25 September 2012
Development of the CMS Silicon Strip Tracker Readout
Calorimeter Upgrade Meeting
EMC Electronics and Trigger Review and Trigger Plan
14-BIT Custom ADC Board JParc-K Collaboration Meeting
VELO readout On detector electronics Off detector electronics to DAQ
CALICE Readout Front End FPGA Development
Optical links in the 25ns test beam
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial College London System Meeting 14 th -16 th October 2003

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London System: Schematic of system architecture no. 1 Linux PC VME bus SBS 620 Optical Test CardVI2CFED Optical Fibre Clock, 40MHz, LVDS Trigger, LVDS HAL root FFv1DebugObject OptoTXObjec t FFv1Object FedTesterObject Optical link

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse shape at AD9218 inputs looks like this:

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Source overshoot (+ something else) Source undershoot Unknown 1 Unknown 2 Result of performing a ‘timing calibration’ on a 25ns pulse

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London System: Schematic of FED “Emulator” test-bench: “scope mode” Linux PC VME bus SBS 620Optical Test CardVI2C Optical Fibre Clock 40MHz and trigger (LVDS) HAL root OptoTXObjec t Optical link Virtex II eval. board AD9218 Eval. board Opto-Rx (9001) Proto. board Level & diff conv. Single FED Channel Emulator I2C config/readout FedEmulato r Skewed clk

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse shape as measured differentially at the input to the AD9218:

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Effect is reproducible on the AD evaluation board… PRELIMINARY

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Fit gradient =  (65MSPS 40MHz) (fit gradient ~0.04 for the 105MSPS 40MHz) PRELIMINARY

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Changing the operational mode of the AD9218 results in a large improvement of the leading edge PRELIMINARY

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Result of same analysis run over a similar 1Vp-p data set PRELIMINARY

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London “The input sampling mechanism is different in the two modes; in 1Vpp mode a sampling cap in the input pipeline is cleared between samples as part of the track/hold process. in 2Vpp mode, this 'clearing' of the sampling cap does not occur, but is carried thru the pipeline. This indicates a potential sensitivity in 2Vpp mode for a pulse-type sampling application.” Analog Devices: For the FED: Having the AD9218 in 1Vpp mode requires a gain of 0.5 at the front end…

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Solution 1: Halve the OptoRX load resister value Solution 2: Introduce a 100 Ohm terminator between the differential lines Both of these modifications have been made to different channels on FED Serial 001.

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Solution 1: Noise increases by ~0.25ADC counts RMS PRELIMINARY

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Solution 2: Noise level comparable to before the modification PRELIMINARY

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Summary AD (the support engineer) shows a continued interest in understanding the effect. Pre-undershoot seems to be intrinsic to the device in the 2Vp-p mode, at a 5% level Have solution that require slight modifications to the FE of the FED Solution 1: requires changing opto-rx load Small increase in noise Possible settling issues (doesn’t look serious). Solution 2: Requires the introduction of a new resistor, and hence a change in the FED FE schematics/layout Possibility of 3 rd solution from Analog Devices/some 3 rd party

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Future: Continue to take data to characterise the FE in the new mode of operation  Determine which solution is the most suitable Maintain communication with AD to improve understanding of device Look into the other pulse shape issues