Class Report 何昭毅 : Voltage Scaling. Source of CMOS Power Consumption  Dynamic power consumption  Short circuit power consumption  Leakage power consumption.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

NextPrevious Main Objective: A comparison between single-edge-triggered Flip-Flop(SET FF) and double edge triggered Flip-Flop based Bit-serial adder in.

Area-Effective FIR Filter Design for Multiplier-less Implementation Tay-Jyi Lin, Tsung-Hsun Yang, and Chein-Wei Jen Department of Electronics Engineering.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

In God We Trust Class presentation for the course: “Custom Implementation of DSP systems” Presented by: Mohammad Haji Seyed Javadi May 2013 Instructor:

SEQUENTIAL LOGIC Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.

VADA Lab.SungKyunKwan Univ. 1 Dynamic Voltage Scaling.

11/01/05ELEC / Lecture 171 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.

Low Power Design for Wireless Sensor Networks Aki Happonen.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

1 Razor: A Low Power Processor Design Presented By: - Murali Dharan.

2/8/06D&T Seminar1 Multi-Core Parallelism for Low- Power Design Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Spring 07, Feb 22 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Aware Microprocessors Vishwani D. Agrawal.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.

VADA Lab.SungKyunKwan Univ. 1 Lower Power Voltage Scaling 성균관대학교 조 준 동

Low-voltage techniques Mohammad Sharifkhani. Reading Text Book I, Chapter 4 Text Book II, Section 11.7.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 8 - Comb. Logic.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

Low power architecture and HDL coding practices for on-board hardware applications Kaushal D. Buch ASIC Engineer, eInfochips Ltd., Ahmedabad, India

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

By Praveen Venkataramani Vishwani D. Agrawal TEST PROGRAMMING FOR POWER CONSTRAINED DEVICES 5/9/201322ND IEEE NORTH ATLANTIC TEST WORKSHOP 1.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic

04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.

Introduction to Adaptive Digital Filters Algorithms

Tehran University Faculty of Engineering VLSI Course Class Presentation Fall 1383 Professor: DR Fakhraei Presenter: Nasim Hajary.

17 Sep 2002Embedded Seminar2 Outline The Big Picture Who’s got the Power? What’s in the bag of tricks?

Power Saving at Architectural Level Xiao Xing March 7, 2005.

1 VLSI Design SMD154 LOW-POWER DESIGN Magnus Eriksson & Simon Olsson.

32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S.

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Low-Power Wireless Sensor Networks

TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

An Efficient Algorithm for Dual-Voltage Design Without Need for Level-Conversion SSST 2012 Mridula Allani Intel Corporation, Austin, TX (Formerly.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

A Single Capacitor Bootstrapped Power Efficient CMOS Driver José C. García, Juan A. Montiel–Nelson Institute for Applied Microelectronics, Department of.

ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.

Adiabatic Logic as Low-Power Design Technique Presented by: Muaayad Al-Mosawy Presented to: Dr. Maitham Shams Mar. 02, 2005.

Modern VLSI Design 3e: Chapters 3 & 8Partly from 2002 Prentice Hall PTR week6-1 Lectures 16 Transfer Characteristics (Delay and Power) Feb. 10, 2003.

Area: VLSI Signal Processing.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Improving Timing, Area, and Power Speaker: 黃乃珊 Adviser: Prof.

ELEC692 VLSI Signal Processing Architecture Lecture 2 Pipelining and Parallel Processing.

Basics of Energy & Power Dissipation

FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.

Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.

11/15/05ELEC / Lecture 191 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

University of Toronto,Toronto, Ontario, Canada 1 Circuit Research Labs, Intel Corporation, Hillsboro, OR Variations-Aware Low-Power Design with Voltage.

CS203 – Advanced Computer Architecture

LOW POWER DESIGN METHODS

M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Circuit Design Techniques for Low Power DSPs

Presentation transcript:

Class Report 何昭毅 : Voltage Scaling

Source of CMOS Power Consumption  Dynamic power consumption  Short circuit power consumption  Leakage power consumption

CMOS Power and Delay  CMOS circuit design is to reduce the values of , C L, V DD, and f by applying all possible techniques at all levels of the VLSI system without sacrificing T D.  T D is set to be the critical path time delay Set V t = 0.6

Voltage Scaling Changing a processor clock frequency does not reduce the energy required to perform a given task. Lowering the voltage actually reduces the energy required to perform a fixed amount of work. Simplified properties of voltage scaling Energy  V 2 & Speed  V  Energy  Speed !!! Trading voltage for performance can be a huge win. !!!

Dynamic Voltage Scaling  Time-slicing (TDM) technique will be applied to DVB-Mobile application. The desired data will be received in higher speed but short interval.  Assume the data is received 1ms in every 6ms. Time Voltage 1ms3ms6ms Power ConsumptionHigh Median Low

Voltage Scaling - Pipelined  Reference Architecture: V DD f A  Pipelined Architecture: V DD /N f A1A1 A1A1 A1A1 ff CLCL C L /M

Pipelined Architecture - Example f f f Comparator A>B A B C f f f Comparator A>B A B C f f

Voltage Scaling - Parallel  Reference Architecture: V DD f A CLCL  Parallel Architecture: V DD /N A1A1 CLCL A2A2 AMAM f/M CLCL CLCL

Parallel Architecture - Example f f f Comparator A>B A B C f/2 Comparator A>B A C f/2 Comparator A>B B C f

Summary of Voltage Scaling Examples ArchitectureVoltageArea (Normalized) Power (Normalized) Reference 511 Pipelined Parallel Parallel- Pipelined (unit: voltage)

References A. P. Chandreakasan and R. W. Brodersen, Minimizing Power Consumption in Digital CMOS Circuits, IEEE Proceedings, pp , April M. Mehendale and S. D. Sherlekar, VLSI Synthesis of DSP Kernels, Kluwer Academic Publishers, K. K. Parhi, VLSI Digital Signal Processing Systems – Design and Implementation, John Wiley & Sons, S.S. Rofail and K. Yeo, Low-Voltage, Low-Power Digital BiCMOS Circutis, Prentice Hall, 2000.