Lecture 6 Complex NMOS VLSI, 2000

Slides:



Advertisements
Similar presentations
VLSI lecture, 2000 Lecture 4 MOS Circuits Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.
Advertisements

Computer Organization and Architecture
Programmable Logic PAL, PLA.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 25 - Subsystem.
9/20/6Lecture 14 - Static Memory1 Static Memory. 9/20/6Lecture 14 - Static Memory2 Static Memory.
ECE 301 – Digital Electronics Memory (Lecture #21)
Chapter 10. Memory, CPLDs, and FPGAs
Parity. 2 Datasheets TTL:  CMOS: 
Memory and Programmable Logic
Introduction to CMOS VLSI Design CAMs, ROMs, and PLAs
Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES.
Computer Organization and Architecture
Chapter 5 Internal Memory
EE466:VLSI Design CAMs, ROMs, and PLAs. CMOS VLSI Design14: CAMs, ROMs, and PLAsSlide 2 Outline  Content-Addressable Memories  Read-Only Memories 
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Memories: –ROM; –SRAM; –DRAM. n PLAs.
ECE 301 – Digital Electronics
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.
VLSI lecture, Semester I, 2000 Basic VLSI design systems and circuits Department of Computer Engineering, Prince of Songkla University.
Semiconductor Memories Lecture 1: May 10, 2006 EE Summer Camp Abhinav Agarwal.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 27.1 Implementing Digital Systems  Introduction  Semiconductor Memory 
Faculty of Information Technology Department of Computer Science Computer Organization and Assembly Language Chapter 5 Internal Memory.
Memory and Programmable Logic
Random-Access Memory (RAM)
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
Memory /27/081ECE Lecture 13 Memory 2.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
Chapter 8 Memory Interface
Internal Memory.
Digital Design: Principles and Practices
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
Princess Sumaya University
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.
Types of Memory Technologies  Volatile  RAM (Random Access Memory)  DRAM (Dynamic RAM)  SRAM (Static RAM)  SDRAM (Synchronous DRAM)  Non-Volatile.
Memory 10/27/081ECE Lecture. Memory Memory Types Using memory to implement logic functions 10/27/082ECE Lecture.
Primary Storage Primary storage is the storage that is directly available to the CPU. It is also known as: Main Memory Main Memory Direct Access Storage.
VLSI, Lecture 5 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Design Rules.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 6 – Part 2 Tom Kaminski & Charles.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Engineered for Tomorrow Date : 11/10/14 Prepared by : MN PRAPHUL & ASWINI N Assistant professor ECE Department Engineered for Tomorrow Subject Name: Fundamentals.
STATUS REGISTER  It is a group of flip-flops. But it is not used to store data.  Each bit in the status register is used to indicate a particular condition.
Computer Architecture Chapter (5): Internal Memory
Programmable Logic Devices
VLSI, Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS.
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
VLSI, CMOS Technology Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.
Memory and Programmable Logic
Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.
Module IV Memory Organization.
Electronics Technology
ECE 434 Advanced Digital System L03
בנית שערים לוגיים באמצעות מתגים
Module IV Memory Organization.
حافظه و منطق قابل برنامه ریزی
William Stallings Computer Organization and Architecture 7th Edition
حافظه و منطق قابل برنامه ریزی
Semiconductor Memories
Lecture 5 Memory and storage
Lecture 2 NMOS Technology VLSI, 2000
Presentation transcript:

Lecture 6 Complex NMOS 240-451 VLSI, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Lecture 6 Complex NMOS 240-451 VLSI, 2000

In the Past 240-451 VLSI, 2000 VDD B Y A C Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut In the Past A C B Y VDD 240-451 VLSI, 2000

Department of Computer Engineering, Prince of Songkla University Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Memory NMOS 240-451 VLSI, 2000

Dynamic RAM 1. Dynamic RAM using 6 NMOS High bit rate word sequential Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM 1. Dynamic RAM using 6 NMOS High bit rate word sequential 1 1 B A 240-451 VLSI, 2000

Dynamic RAM 2. Dynamic RAM using 4 NMOS Row select 240-451 VLSI, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM 2. Dynamic RAM using 4 NMOS Row select 240-451 VLSI, 2000

Dynamic RAM using 4 NMOS B1 - bit line B2 - bit line Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM using 4 NMOS B1 - bit line B2 - bit line 240-451 VLSI, 2000

Read Dynamic RAM using 4 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Read Dynamic RAM using 4 NMOS off on Activate word line I I = 0 240-451 VLSI, 2000

Write “0” in Dynamic RAM using 4 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write “0” in Dynamic RAM using 4 NMOS 1 OFF ON Cg2 Release Q until not have I at T2, then Cg1 charge Q until T1 ON Flip/Flop 240-451 VLSI, 2000

Dynamic RAM using 3 NMOS Read/write start at f2 = 1 1 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM using 3 NMOS Read/write start at f2 = 1 1 240-451 VLSI, 2000

Write “1” in Dynamic RAM using 3 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write “1” in Dynamic RAM using 3 NMOS write and f2 = 1 off Y = 1 240-451 VLSI, 2000

Write “0” in Dynamic RAM using 3 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write “0” in Dynamic RAM using 3 NMOS write and f2 = 0 1 Off No changing 240-451 VLSI, 2000

Read Dynamic RAM using 3 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Read Dynamic RAM using 3 NMOS write and f2 = 0 / read and f2 = 1 ON OFF Off when Y = 0 If Y = 1 bit line = 0 if Y= 0 bit line = 1 240-451 VLSI, 2000

Dynamic RAM using 1 NMOS 240-451 VLSI, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM using 1 NMOS 240-451 VLSI, 2000

Write into Dynamic RAM using 1 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write into Dynamic RAM using 1 NMOS 1 Write ‘1’ with charge Cs Value which want to write ‘0’ or ‘1’ Write ‘0’ with nocharge Cs 240-451 VLSI, 2000

Read Dynamic RAM using 1 NMOS Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Read Dynamic RAM using 1 NMOS discharge Q ‘0’ or ‘1’ detect with sense amplifier 240-451 VLSI, 2000

Department of Computer Engineering, Prince of Songkla University Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Static RAM 240-451 VLSI, 2000

PROM (mask programmable rom) EPROM (erasable programmable rom) Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut ROM PROM (mask programmable rom) EPROM (erasable programmable rom) EEPROM (electrically erasable programmable rom) 240-451 VLSI, 2000

Memory Structure in VLSI Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Memory Structure in VLSI 240-451 VLSI, 2000

ROM circuit, 4x4 bit NOR based ROM Array Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut ROM circuit, 4x4 bit NOR based ROM Array 240-451 VLSI, 2000

Department of Computer Engineering, Prince of Songkla University Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut 240-451 VLSI, 2000

4x4 bit NAND based ROM Array Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut 4x4 bit NAND based ROM Array 240-451 VLSI, 2000

temporary memory using in Data path Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Shift Register temporary memory using in Data path Half register Half register 240-451 VLSI, 2000

Half Register Half register 240-451 VLSI, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Half Register Half register 240-451 VLSI, 2000

Data Path input input Combination 240-451 VLSI, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Data Path input input Combination 240-451 VLSI, 2000

PLA (Programmable logic arrays) Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut PLA (Programmable logic arrays) Built by R. Preobsting NOR-NOR Structure (Product of Sum) 240-451 VLSI, 2000

PLA (Programmable logic arrays) Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut PLA (Programmable logic arrays) Change to be NOR logic before program 240-451 VLSI, 2000

How to program PLA 240-451 VLSI, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to program PLA 240-451 VLSI, 2000