ESS Timing System Prototype 2012 Miha Reščič, ICS

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
Advertisements

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
ESS Timing System Plans and Requirements Timo Korhonen Chief Engineer, Integrated Control System Division May 19, 2014.
Wir schaffen Wissen – heute für morgen Babak Kalantari, PSI MRF workshop, Prague, Eli Beamlines Paul Scherrer Institut SwissFEL Timing System.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.
Digital Integrated Circuits© Prentice Hall 1995 Timing ISSUES IN TIMING.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Infineon Technologies Corp. June 99 1 HOT167-1 Version 2.0 F PWMmax = x 50ns = 78 kHz Pulse Width Modulation Unit (PWM) (20 MHz)  4 independent.
1 University of Freiburg Computer Networks and Telematics Prof. Christian Schindelhauer Wireless Sensor Networks 13th Lecture Christian Schindelhauer.
MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
five FAST minutes … Why FAST? How FAST? measure the muon lifetime   to a precision of 1 ppm (~ 2 ps) measure the Fermi coupling constant G F to a precision.
Stefan Simrock 3 rd LC School, Oak Brook, IL, USA, 2008, Radio Frequency Systems 1 Timing and Synchronization S. Simrock and Axel Winter DESY, Hamburg,
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
OPC Alarm.NET.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
Andrei Sukhanov, BNL 1 DAQ status. Performance of the Mercury part of the DAQ = 234 Hz. Receiving program on vmesparc receives the event from Mercury and.
EPICS 2011 Spring Collaboration Meeting, Hsinchu, June 13-17, 2011 TPS Timing System & Plan of Machine Protection System TPS Timing System & Plan of Machine.
8254 Counter/Timer Counter Each of the three counter has 3 pins associated CLK: input clock frequency- 8 MHz OUT GATE: Enable (high) or disable.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
PIT Programming Examples Working with the modes of PIT.
REDNET Prototype overview Rok Stefanic the best people make cosylab.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Marcelo R.N. Mendes. What is FINCoS? A Java-based set of tools for data generation, load submission, and performance measurement of event processing systems;
Network Simulator-2 Sandeep singla 1998A2A7540. NS-2 A discrete event simulator Focused on modeling network protocols –Wired, wireless –TCP,UDP,unicast,multicast.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
The CERN LHC central timing A vertical slice Pablo Alvarez Jean-Claude Bau Stephane Deghaye Ioan Kozsar Julian Lewis Javier Serrano.
What is a Logic? Real tools for virtual worlds vsTASKER Presentation From the toolbar, the user selects which logical Object to use to design a Logic in.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
NS Training Hardware. Print Engine Controller NS9775.
LHC BLM Software revue June BLM Software components Handled by BI Software section –Expert GUIs  Not discussed today –Real-Time software  Topic.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
1 LTC Timing AB/CO/HT Central timing hardware layout Telegrams and events Postmortem, XPOC LHC Central Timing API Fill the LHC Use Case Julian Lewis.
Final Presentation Avilés-Angélica, Blanco-Alberto, Fuentes-Alba, Pell-Xavier, Schenini-Juan, Talukder-Nurul.
LANSCE Master Pattern Generator Eric Björklund LANSCE-8 Controls Software (LA-UR )
1 Current Status of The Control System for J-PARC Accelerator Complex Hiroshi YOSHIKAWA J-PARC Center at KEK/JAEA October 16, 2007 ICALEPCS2007 at Knoxville.
OptoPIC Ultrafast Gated Camera. OptoPIC Features ● MHz Rep. Rate ● 200 ps – 1 ns Gating ● Single-Photon Sensitivity ● Integrated Delay Generator.
REDNet - Status overview Rok Stefanic Ziga Kroflic
ICALEPCS 2005 Geneva, Oct. 12 The ALMA Telescope Control SystemA. Farris The ALMA Telescope Control System Allen Farris Ralph Marson Jeff Kern National.
Marcelo R.N. Mendes. What is FINCoS? A set of tools for data generation, load submission, and performance measurement of CEP systems; Main Characteristics:
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Krzysztof Czuba1 REFERENCE FREQUENCY DISTRIBUTION SYSTEM FOR THE TESLA TECHNOLOGY BASED PROJECTS Krzysztof Czuba Matthias Felber.
Re-designing the Helicity Board Riad Suleiman Injector Group March 19, 2009.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Marcelo R.N. Mendes. What is FINCoS? A Java-based set of tools for data generation, load submission, and performance measurement of event processing systems;
Page Beam Instrumentation mini- workshop Conclusions from the Hardware, Timing and MPS mini-workshop Lund, Miha Reščič Deputy Head of
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
ICS interfaces Timo Korhonen ICS Apr 22, 2015.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
Timer and Interrupts.
AFE II Status First board under test!!.
Status of the Beam Phase and Intensity Monitor for LHCb
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

ESS Timing System Prototype 2012 Miha Reščič, ICS

Architecture overview 2 Clock, Triggers, Timestamps Pulse sequence

Integration with MPS 3

Prototype Column 4

Generator clock phase-locked to Master Oscillator ( MHz) Generate 14Hz pulse repetition frequency Execute timing sequences Load from files, optionally modify on- the-fly in GUI Locked to 14Hz pulse repetition 10*f event event granularity (113.57ns) 25183* 10*f event = ms repeating, once only, step-by-step Timing Generator 5

Emit asynchronous events Simulate MPS beam abort to stop the generator and send lock post-mortem buffer event Immediately (Fast Abort) or after sequence finishes (Beam Permit) Distribute global time information to receivers (ns precision) Timing Generator 6

Output timing clock phase-locked to Master Oscillator Configure triggers upon timing events Configurable delay and width Monitor status optical link status reception of heartbeat current time emitted by the generator (global time) Log events with global time with ns resolution Timing Receiver 7

Run timing generator on the receiver - standalone mode Easy development and integration without access to full timing system network Timing Receiver 8

Demo 9

10

THANK YOU!

Big Picture 12 Timing Mast. Timing Rec.