ILD Vertex Detector Y. Sugimoto 2012/5/24 ILD

Slides:



Advertisements
Similar presentations
CO2 cooling for FPCCD Vertex Detector Yasuhiro Sugimoto KEK 1.
Advertisements

FPCCD option of ILD vertex detector Yasuhiro Sugimoto KEK for FPCCD VTX
LCWS 31/5/2007Erik Johnson STFC,RAL1 ILC Vertex Detector Mechanical Studies Erik Johnson On behalf of the LCFI collaboration STFC, Rutherford Appleton.
1 Integration issues of FPCCD VTX Yasuhiro Sugimoto May 22,
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
The AMS-02 detector is based on a large acceptance (~0.5 m²sr) and high sensitivity spectrometer composed by a super-conducting magnet (0.8 T), cooled.
A new idea of the vertex detector for ILC Y. Sugimoto Nov
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
Tracking Integration Challenges Y. meeting 2013/9/25.
Jeroen van Hunen The LHCb Tracking System. May 22, 2006 Frontier Detectors for Frontier Physics, Elba, Jeroen van Huenen 2 The LHCb Experiment LHCb.
Fine Pixel CCD Option for the ILC Vertex Detector
A Silicon Pixel Tracker for ILC Konstantin Stefanov 20 November 2014.
ILC / ILD TPC Requirements of the support mechanics Volker Prahl ILD Workshop 2013 Cracow
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
Aug/16/05 Su DongSiD Vertexing: Snowmass 05 SiD trk+vtx1 SiD VXD Geometry Update Su Dong SLAC.
R&D status of FPCCD VTX and its cooling system Yasuhiro Sugimoto for FPCCD VTX group 1.
1 R&D Status and plan for FPCCD VTX Yasuhiro Sugimoto
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
ACFA-7; Taipei, Nov 2004 H.Weerts status Si licon D etector Status H.Weerts Fermilab/Michigan State Univ. (Progress on Si-tracker layout)
Vertex Detector for GLD 3 Mar Y. Sugimoto KEK.
Impact parameter resolution study for ILC detector Tomoaki Fujikawa (Tohoku university) ACFA Workshop in Taipei Nov
1 Jim Thomas - LBL HFT Issues that may Bear on the Fate of the SSD & SVT presented by Jim Thomas 07/07/2006.
1 Engineering issues for FPCCD VTX Detector Y. Sugimoto KEK July 24, 2007.
Super-Belle Vertexing Talk at Super B Factory Workshop Jan T. Tsuboyama (KEK) Super B factory Vertex group Please visit
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
Simulation and Analysis of VTX03 and Upgrades to LASS Ryan Page.
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
FPCCD Vertex detector 22 Dec Y. Sugimoto KEK.
The Mechanical Structure for the SVD Upgrade
Tracking and Vertexing with a Thin CMOS Pixel BeamTelescope and Thin Ladder Studies M Battaglia JM Bussat, D Contarato, P Giubilato, LE Glesener, LC Greiner,
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
11 June 2015 Thomas Bergauer (HEPHY Vienna) Belle II SVD beam Test SPS 2015 SPS users meeting.
Integration with LDC & Push-pull impact on LumiCal Wojciech Wierba Institute of Nuclear Physics PAN Cracow, Poland FCAL Workshop, LAL Orsay,
M. Deveaux, CBM-Collaboration-Meeting, 25 – 28. Feb 2008, GSI-Darmstadt Considerations on the material budget of the CBM Micro Vertex Detector. Outline:
1 FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. 2 FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size chip; ~6mm.
R&D Status and plan for FPCCD VTX Yasuhiro Sugimoto
1 ILD meeting LAL M. Joré – Integration status Matthieu Joré – 25 th of May ILD integration status and open issues.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
Leo Greiner IPHC1 STAR Vertex Detector Environment with Implications for Design and Testing.
Walter Sondheim 6/9/20081 DOE – Review of VTX upgrade detector for PHENIX Mechanics: Walter Sondheim - LANL.
Andrei Nomerotski, University of Oxford ILC VD Workshop, Menaggio 22 April 2008 SiD Vertex Detector.
8/12/2010Dominik Dannheim, Lucie Linssen1 Conceptual layout drawings of the CLIC vertex detector and First engineering studies of a pixel access/insertion.
FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size; ~6mm x 6mm Full.
TRACKING AND VERTEXING SUMMARY Suyong Choi Korea University.
Vertex detector R&D Work Plan in /3/11 Y. Sugimoto for KEK-Tohoku-TohokuGakuin-Niigata- ToyamaCMT Collaboration.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Simulation Plan Discussion What are the priorities? – Higgs Factory? – 3-6 TeV energy frontier machine? What detector variants? – Basic detector would.
Technical Design for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
Goals and requirements 1 st flexible geometry version Next geometry version development Conclusions and outlook A realistic and flexible VTX geometry in.
FP-CCD GLD VERTEX GROUP Presenting by Tadashi Nagamine Tohoku University ILC VTX Ringberg Castle, May 2006.
Multiple Scattering and Sensor Thickness Preserving track extrapolation accuracy to bulk of particles at low momentum requires ultra-thin sensors and mechanical.
H.-G. Moser Max-Planck-Institut fuer Physik DEPFET Meeting Heidelberg Sept DEPFET Geometry for SuperBelle Sensor Geometry Pixel Pitch Constant/variable.
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
October 2014Silicon Pixel Tracker – Chris Damerell 1 Tracking sensor, one of 12,000, 8x8 cm 2, 2.56 Mpixels each Matching endcaps (only one layer shown)
Towards Snowmass Jul. 13, 2005 Y.Sugimoto. Charge for Detector WGs Charge for Concept Groups: work towards a baseline design define performance criteria.
IBL Overview Darren Leung ~ 8/15/2013 ~ UW B305.
Hybrid Pixel R&D and Interconnect Technologies
R&D status of FPCCD VTX for ILD
C.Clerc ILD session, ALCPG /03/2010
CLIC detector at SiD meeting 28/3/2010
The SuperB Silicon Vertex Tracker
SVT Issues for the TDR What decisions must be taken before the TDR can be written? What is the mechanism for reaching those decisions How can missing information.
WG4 – Progress report R. Santoro and A. Tauro.
SIT AND FTD DESIGN FOR ILD
FPCCD Vertex Detector for ILC
FPCCD Vertex Detector for ILC
Detectors for future accelerators
Presentation transcript:

ILD Vertex Detector Y. Sugimoto 2012/5/24 ILD

Outline Performance goal Baseline design –Design parameters –Pixel technology options –Ladders –Support structure –Cooling system –Installation and alignment Future prospects –Detector upgrade with beam energy –R&D needed

Performance goal Excellent impact parameter resolution  IP < 5 ⊕ 10/psin 3/2  [  m] Large acceptance max |cos  | ≅ 0.96 (L1–L3) ≅ 0.9 (outermost layer) Low pixel occupancy: ≲ few%

Design parameters Overall design –Each ladder has sensors on both sides ~2 mm apart –Three layers of the double-sided ladders make the vertex detector –Rin = 16 mm, Rout = 60 mm –Material budget ~ 0.3%X 0 /ladder = 0.15%X 0 /layer Software baseline parameters –Conservative parameters which have been demonstrated or seem within our reach will be used –It should be noted that the MOKKA simulation model is independent of sensor technology option –Difference in sensor technologies (point resolution, etc.) matters only in digitization and reconstruction phase, or in the background study

Design parameters R (mm)|Z| (mm) |cos  |  (  m)Readout time (  s) (for CMOS) Layer Layer Layer Layer Layer Layer

Design parameters Impact parameter resolution –Difference is very small 3  m resolution New parameter

Pixel technology options Three sensor technology options seem to satisfy the requirements and are studied actively –CMOS –FPCCD –DEPFET Details of each sensor technologies will be presented in different talks later Each technology has pros and cons –Hybrid design using different sensor options in one vertex detector is not excluded Alternative technology options for future upgrade –ISIS –3D sensors

Ladders Baseline design –Rigid foam (SiC or C) core sandwiched by thin (50  m) Si sensors –SiC core option is actively studied by PLUME collaboration –Carbon core option is proposed by FPCCD group Alternative design –Single sided ladders (5 layers) with or without (DEPFET) support Ladder overlapping in the baseline design –Two possible ways: layer by layer or ladder by ladder –Layer by layer overlapping will be used in the simulation Width (mm) # of ladders Layer 1,21110 Layer 3,42211 Layer 5,62217

Support structure Design in ILD simulation model –Similar to SLD vertex detector –2 mm thick Be end plate, 0.5 mm thick Be support shell –Kapton+Cu flexible cables –Ladders –1 cm thick foam of the cryostat Maximum deformation < 2um with 1kgF

Cooling system Two-phase CO2 cooling system –Cooling power of ~300J/g –Thin (OD~2mm) cooling tube on the end plate –Studied by FPCCD group (P>50W inside the cryostat): target temperature = − 40 ℃ Gas cooling system –Applicable for low power consumption sensors

Installation and alignment Installation –ILD vertex detector is supported by the beam pipe, and the beam pipe is supported by the inner support tube –Integrated to ILD detector as a part of the “inner Si trackers” inside the inner support tube Alignment –Pre-alignment by optical survey during assembly –Precise alignment is achieved by beam-base alignment

Detector upgrade with energy Vertex detector is relatively easy to replace Detector upgrade with energy upgrade is reasonable Particularly at 1TeV where beam background is expected to increase by factor 5, new sensor technologies with much shorter readout time could be used  R&D should be continued

R&D needed R&D towards the baseline design R&D for better performance What R&D should be put in the common chapter? Detail will be discussed in each option talk