1 Preshower Front-End Electronics Status LHCb group, LPC Clermont OUTLINE PRODUCTION TESTS PRESERIE I PGA ISSUES: ~SOLVED PRESERIE II (…) CALORIMETER MEETING.

Slides:

Advertisements

Similar presentations

On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.

Advertisements

20 July 2006 H. Chanal, R. Cornat, E. Delage, O. Deschamps, J. Laubser, M. Magne, P. Perret LPC Clermont Level 0 Decision Unit PRR.

Status of the LAV electronics G. Corradi, C. Paglia, D. Tagnani F. Gonnella, M. Raggi INFN LNF F. Gonnella, M. Raggi INFN LNF Photon Veto WG CERN 13/12/2011.

SiLC Front-End Electronics LPNHE Paris March 15 th 2004.

1 Linac/400 MeV BPM System Status Nathan Eddy PIP Meeting 8/8/12.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.

CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.

Rémi CORNAT (IN2P3/LPC) - Review feb’05 Preshower FE Board design R. Bonnefoy, G. Bohner, C. Cârloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq M-L. Mercier,

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.

Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.

Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 16 September 2003 Optical link in Calorimeter DAQ: Link FEE(CROC)

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

FE Electronics - Overview ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ counting room ~100m FE Electronics on the detector GOL Electronics Service.

SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.

Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.

Preshower Front-End Boards News LHCb group / LPC Clermont  News  TRIG-PGA Bit Flip Behaviour  Bit Flip Simulations  Conclusion.

PS/SPD Electronics Installation and Commissioning 17 July 2007 Valentin Niess On behalf of LPC Clermont.

1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.

C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.

PS FE Board Tests LHCb - LPC Group R. Bonnefoy, G. Bohner, C. Cârloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M-L. Mercier, P. Perret, L. Royer Electronic.

Rémi CORNAT (IN2P3/LPC) - PRR june’06 Preshower FE Board design R. Bonnefoy, G. Bohner, C. Cârloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq M-L. Mercier,

PS VFE & PS/SPD FE Electronics Status and Plans 21 November 2007 LPC Clermont.

Status of NA62 straw electronics Webs Covers Services Readout.

PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.

John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

Test of the MAPS add-on board S. Amar-Youcef, M. Deveaux, D. Doering, C. Müntz, S. Seddiki, P. Scharrer, Ch. Schrader, J. Stroth, T. Tischler.

PS VFE & PS/SPD FE Electronics Status and Plans 20 February 2008 LPC Clermont.

S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.

FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.

1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.

Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.

1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.

1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,

Slide 1 / 14 PSFEB Status Report LHCb Clermont Production Test preview of the PreShower Front-End Boards February the 1 rst, 2007.

LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.

PS VFE & PS/SPD FE Electronics Status and Plans 16 January 2008 LPC Clermont.

26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)

ASU boards for RPC detectors Production status. Presentation outline Active Sensor Unit electronic board for GRPC detectors – quick reminder – board functional.

SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.

M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.

S.MonteilPS/SPD COMMISSIONING1 OUTLINE 1)PROGRESS REPORT. 2)PLANS. 3)CONCLUSION. COMMISSIONING MEETING – JUNE 2008.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.

Calorimeter CROC PRR CERN Calorimeter ReadOut Card PRR Tests of the CROC Calo CROC PRR – Tuesday 19 December 06.

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,

Status of the SVD DAQ Koji Hara (KEK) 2012/1/16 TRG/DAQ meeting1.

AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.

13 June 2006 R. Bonnefoy, C. Carloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M.-L. Mercier, S. Monteil, P. Perret LPC Clermont PS Front-End Electronics.

The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.

SKIROC status Calice meeting – Kobe – 10/05/2007.

1 ECAL/HCAL FEB and CROC. FEB serialisers Serialiser tests GANIL Irradiation test. CROC bit flip error modifications and tests Calorimeter Detector/Electronics.

D. Breton, S. Simion February 2012

DCH FEE 28 chs DCH prototype FEE &

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

LHCb calorimeter main features

University of California Los Angeles

SKIROC status Calice meeting – Kobe – 10/05/2007.

Tests Front-end card Status

Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.

PID meeting Mechanical implementation Electronics architecture

Presentation transcript:

1 Preshower Front-End Electronics Status LHCb group, LPC Clermont OUTLINE PRODUCTION TESTS PRESERIE I PGA ISSUES: ~SOLVED PRESERIE II (…) CALORIMETER MEETING – 13 th MARCH 2007

2 FROM BOARD PRODUCTION TO VALIDATION PRODUCTION: and PGA JTAG Orléans JTAG TEST: 1/2 Most of the board I/Os data conversion, TTL levels, internal buses, pga pins TEST BENCH: All I/Os and PGA Algorithms on individual boards w/ external injection ( numeric & analogic data ) FULL CRATE TEST: Individual test within full crate (14 boards) Full crate DAQ test w/ CROC FIFO AGEING TEST: Hitachi LPC Hitachi LPC prototype boards preserie boards

3 TEST BENCH PROCESSES MANAGING CAT Process Manager List of processes to be executed I 2 C, intraconnectivity, algorithms, phasers, I/Os Output parsed to HTML Organize data / web browsable See also calorimeter comissioning / 14th February

4 STATUS OF TEST BENCH / PRESERIE I Index Prototype Boards (2/2) Preserie I ( 7/7 ) Preserie II ( 5*/8 ) TRIG-PGA: Running but JTAG ‘burnt’ (2/7) Hitachi JTAG Tests ? RJ45 connector damaged ( 1/119) Soldering, ADC (1/28) clock not connected Delay chip damaged (1/21) None of those observed in Preserie II Problems spotted in Preserie I

5 GENERAL PGA ISSUES / ALL BOARDS TRIG PGA: SEQ PGA: Bit Flip faillures monitored for each board Threshold: %, consistent w/ prototypes boards ( lhcb note ) 40 MHz No Rd_Cmd on L0: SEQ ‘knocked’ down by ‘L0 snap’ from PRS-FEB power-up L0 snap SOLVED: A particular sequence of RST systematically allows SEQ recovery ( n_rst followed by nfe_rst )

6 DAQ ISSUES / ALL BOARDS SEQ PGA: DAQ: data of FE0 serialiser timing issues. SOLVED with new SEQ version Not seen before: strong dependency w/ board, crate, re-programming, … All in all, minor issues compared to Preserie II 5/8 boards production level …

7 PRESERIE II: DAY PRODUCTION: SEQ/GLUE PGA can not be programmed symptom: ‘TDO stucked to 1’ / confirmed w/ scope (-)75 (-)76 (-)77 (-)78 (-) Serial: Thickness: (mm) TRIG GLUE SEQ PCB too large, not Hitachi (-)79 (-)81 (-)82 = OK = KO

8 PRESERIE II: 1 WEEK LATER (-)75 (-)76 (-)77 (-)78 (-)80 Serial: TRIG GLUE SEQ changed LPC ! ‘push’ on SEQ KO JTAG TEST VALID KO JTAG TEST cut PCB VALID (-)79 (-)81 (-)82

9 SUMMARY AND OUTLOOK Heavy production systematic in Preserie II (due to PCB thickness ?) Problem setting responsibilities: Hitachi  PGAs are deficients LPC  Hitachi production chain  Programming of PGA foreseen / prior implantation on boards 12+2 boards validated: A full Preshower crate can be equipped Minor issues & PGA tuning ongoing Full Serie: Start of production expected ~March / 6 weeks duration Delivery each week of a batch of 16 boards / Qualification within ~ days feasible