EMD Overview Walter Katz IBIS Open Forum March 15, 2013.

Slides:



Advertisements
Similar presentations
1 Networks for Multi-core Chip A Controversial View Shekhar Borkar Intel Corp.
Advertisements

Packaging.
SCSI Concepts and Configuration. 2 SCSI Transmission Methods SCSI Buses and Termination SCSI Data Path Sizes and Bus Speed SCSI Cables, Connectors.
Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
SCSI Concepts and Configuration. 2 SCSI Transmission Methods SCSI Buses and Termination SCSI Data Path Sizes and Bus Speed SCSI Cables, Connectors.
AtacamaLargeMillimeterArray Back End Preliminary Design Review, 2002 April 24-25, Granada, Spain Fibre Optic Links for IF DTS Roshene McCool Jodrell Bank.
An updated Baseline Design for MICE From proposal to technical reference Paul Drumm, Dec 2003.
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Michael Cooper and Troy Davis. Form Factors  The form factor of motherboards pertains to the size and shape of the board. It also describes the physical.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
Network Systems Identify network systems and their components.
Exercise 2 The Motherboard
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
DABCDABC J. Adamczewski-Musch, H.G. Essel, S. Linev Software development for CBM DAQ J. Adamczewski-Musch, H.G. Essel, S.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
1 Software Design Lecture What’s Design It’s a representation of something that is to be built. i.e. design  implementation.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.
Dillon: CSE470: SYSTEM INTEGRATION 1 Build Plan l Development or integration strategies l Decide the order in which components of the system will be developed.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
1 May-2014 Automotive Protocols & Standards. 2 CAN (Controller Area Network)  Overview Controller Area Network is a fast serial bus designed to provide.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
IBIS 6.2 Editorial Resolutions
Overview Parallel Processing Pipelining
Daniel Miller Joe Quesada Justine Lazo
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
Intel Desktop Board D945GTP
Test Slab Status CALICE ECAL test slab: what is it all about?
Chapter 6: Video.
IBIS Specification Roadmap
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
SALTRO16 activities in Lund
The QUIET ADC Implementation
Ground Recommendations Review of Recent Discussion
Multichannel Link Path Analysis
Walter Katz Signal Integrity Software, Inc. September 10, 2019
Presentation transcript:

EMD Overview Walter Katz IBIS Open Forum March 15, 2013

Overview Electronic Module Description (EMD) –IBIS Interconnect Committee Poised to Work on Proposed Specification – IBIS (.ibs) Package Modeling –BIRD will fall out of work being done on EMD IBIS (.ibs) On-Die Modeling –BIRD will fall out of work being done on EMD EMD Summary 2

EMD not limited to Board description (e.g. not limited to SIMM and DIMM Allow connections between external (visible) pins Allow connections between internal components Allows description of Multi Chip Modules (MCM) Allows description of Interposers Allows description of Connectors Allows description of Cables 3

EMD Replaces Path Description in EBD IBIS_ISS subckts Touchstone Files No more Forks!!! 4

EMD Miscellaneous Advantages Supports broadband, lossy, distributed interconnect Support for Interconnect Corners (Typ, Slow, Fast) Support for parameterized subckts Support for true differential interconnect Support for coupled (cross talk) models Support for power distribution models (PDM) Support for coupling between power and signal interconnect Support for pullup and pulldown termination in module Parameter Tree format allows easier implementation of enhancements 5

EMD Disadvantages NONE. An EBD file can be programmatically converted to an EMD file with absolutely no loss of functionality. –We need to decide if we will allow an EMD file to contain an EBD component. –Not necessary, since EBD can be converted to EMD programmatically. 6