CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Chapter3: Gate-Level Minimization Part 2
Digital Logic & Design Vishal Jethva Lecture 13 SVBITEC.WORDPRESS.COM.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
MULTI-LEVEL GATE NETWORKS
CS 151 Digital Systems Design Lecture 11 NAND and XOR Implementations.
ENGIN112 L11: NAND and XOR Implementation September 26, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 11 NAND and XOR Implementations.
Computer organization at the logic level Some not so famous last words.
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ECE 331 – Digital System Design Multi-level Logic Circuits and NAND-NAND and NOR-NOR Circuits (Lecture #8) The slides included herein were taken from the.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 Part 7.
AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.
©2010 Cengage Learning SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES This chapter in the book includes: Objectives Study Guide 7.1Multi-Level.
2.7 NAND and NOR logic networks
Chapter 2: Boolean Algebra and Logic Functions
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.
1 CSE370, Lecture 5 Lecture 5 u Logistics n HW1 due today n HW2 available today, due Wed 1/21 n Office Hours this week: íMe: Friday 10:00-11:00 CSE 668.
Unit 7 Multi-Level Gate Circuits Nand and Nor Gates Fundamentals of Logic Design Roth and Kinny.
ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
Logic Design CS221 1 st Term Logic-Circuit Implementation Cairo University Faculty of Computers and Information.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
ETE 204 – Digital Electronics
Multi-Level Gate Networks NAND and NOR Gates
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
TUTORIAL CHAPTER 3 GATE_LEVEL MINIMIZATION PART 2 TA. Arwa Al Saad. 9 November 2013.
Unit 1 Minimization Techniques and Logic Gates. Introduction to Digital Systems Analog devices and systems process time-varying signals that can take.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 Part 7 Tom Kaminski & Charles.
Implementation of SOP/POS Expressions
CS 121 Digital Logic Design Gate-Level Minimization Chapter 3.
Lecture 09 NAND and XOR Implementations. Overview °Developing NAND circuits °Two-level implementations Convert from AND/OR to NAND (again!) °Multi-level.
Nonlinear & Neural Networks LAB. CHAPTER 8 Combinational Circuit design and Simulation Using Gate 8.1Review of Combinational Circuit Design 8.2Design of.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Combinational Logic Digital Design Department of Software Development Faculty of Information Technology Islamic University of Gaza Dr. Rebhi Baraka
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
CEC 220 Digital Circuit Design Boolean Algebra I Wed, Sept 2 CEC 220 Digital Circuit Design Slide 1 of 13.
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
CHAPTER 5 Combinational Logic Analysis
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
CEC 220 Digital Circuit Design Minterms and Maxterms Monday, January 26 CEC 220 Digital Circuit Design Slide 1 of 11.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
Combinational Logic Analysis. Basic Combinational Logic Circuits AND-OR logic AND-OR logic AND-OR logic produces an SOP expression. AND-OR logic produces.
1 CS 352 Introduction to Logic Design Lecture 4 Ahmed Ezzat Multi-level Gate Circuits and Combinational Circuit Design Ch-7 + Ch-8.
Lecture 07 Digital logic By Amr Al-Awamry. 4 variables K-Map.
SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES
Lecture 7 Multi-Level Gate Networks
MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
EI205 Lecture 5 Dianguang Ma Fall 2008.
Princess Sumaya University
Universal gates.
Combinatorial Logic Circuit
CH7 Multilevel Gate Network
CSE 370 – Winter Combinational Implementation - 1
SYEN 3330 Digital Systems Chapter 2 Part 7 SYEN 3330 Digital Systems.
Lecture 5 Logistics Last lecture Today’s lecture
Lecture 5 Converting to use NAND and NOR
Presentation transcript:

CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits Wed, February 12 CEC 220 Digital Circuit Design

CEC 220 Digital Circuit Design Lecture Outline The Eight Basic Two-Level Circuits NAND/NOR Multi-Level Gate Circuits Design of Two-Level, Multiple-Output Circuits Multiple Output NAND/NOR Circuits Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits The Eight Basic Two-Level Circuits Assume that we are given the following K-Map(s) AB CD 00 01 11 10 1 AB CD 00 01 11 10 1 SOP POS Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits The Eight Basic Two-Level Circuits Two Level SOP Circuits AND OR NOR OR NAND NAND OR NAND Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits The Eight Basic Two-Level Circuits Two Level POS Circuits OR AND NAND AND NOR NOR AND NOR Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits NAND Multi-Level Gate Circuits Procedure for designing a minimum multi-level NAND-NAND circuit Find a minimum SOP expression for f. Draw the corresponding multi-level AND-OR circuit Replace all gates with NAND gates leaving the gate interconnections unchanged. Leave the inputs to levels 2,4,6, … unchanged. Invert any literals which appear as inputs to levels 1,3,5 … . Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits NAND Multi-Level Gate Circuits An Example AND & OR Network NAND-NAND network Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits NOR Multi-Level Gate Circuits Procedure for designing a minimum multi-level NOR-NOR circuit Find a minimum POS expression for f. Draw the corresponding multi-level OR-AND circuit Replace all gates with NOR gates leaving the gate interconnections unchanged. Leave the inputs to levels 2,4,6, … unchanged. Invert any literals which appear as inputs to levels 1,3,5 … . Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits NOR Multi-Level Gate Circuits An Example AND & OR Network NAND-NAND network Wed, February 12 CEC 220 Digital Circuit Design

CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits Design of Two-Level, Multiple-Output Circuits AB CD 00 01 11 10 1 AB CD 00 01 11 10 1 AB CD 00 01 11 10 1 A total of 9 gates Wed, February 12 CEC 220 Digital Circuit Design

CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits Design of Two-Level, Multiple-Output Circuits AB CD 00 01 11 10 1 AB CD 00 01 11 10 1 AB CD 00 01 11 10 1 A total of 7 gates Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits Examples Realize 𝑍=𝐴𝐵𝐶+𝐴𝐷+ 𝐶 𝐷 using as few 2-input NAND gates as possible Assume that the inputs and their inverses are both available AB CD 00 01 11 10 1 AB CD 00 01 11 10 Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits Examples A combinational switching circuit has four inputs (A,B,C,D) and one output (F). F=0 iff three or four of the inputs are 0. Write the maxterm expansion for F and implement using a minimum three level AND & OR gates. AB CD 00 01 11 10 AB CD 00 01 11 10 1 AB CD 00 01 11 10 Wed, February 12 CEC 220 Digital Circuit Design

NAND/NOR Multi-Level Circuits Examples Realize 𝑓= 𝑎 𝑏 +𝑎𝑏𝑑+𝑎𝑐𝑑 using a three or more level NOR-gate circuit. Wed, February 12 CEC 220 Digital Circuit Design

CEC 220 Digital Circuit Design Next Lecture Timing Diagrams Multiplexers Tri-State Buffers Wed, February 12 CEC 220 Digital Circuit Design