CCB to OH Interface M.Matveev Rice University November 12, 2015 1.

Slides:

Advertisements

Similar presentations

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.

Advertisements

EMU Peripheral Backplane. Timing with the CCB’2004 M.Matveev Rice University April 26, 2004.

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.

Sector Processor – to – Muon Sorter tests M.Matveev Rice University January 8, 2004.

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 6 February 2003 Status of SPECS  SPECS-SLAVE architecture I2C implementation JTAG implementation.

Dec 11, 2001E. Hazen -- ATLAS Muon Electronics1 ATLAS MDT Electronics On-Chamber CSM Adapter Proposed Features: –Mounts on CSM Motherboard just like the.

Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.

BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.

Real-Time Systems Design JTAG – testing and programming.

David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.

GND HALT TDI_1 TCK TMS VREF TDO_10 Signal distribution on the JTAG cable.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

Collection of information about the Hardware and firmware upload within the PSB rf system A. Blas FMC WG 20/01/ Topic of the meeting: make sure that.

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.

Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.

PPIB and ODMB Status Report Rice University April 19, 2013.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

GBT Interface Card for a Linux Computer Carson Teale 1.

FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.

Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

Gregory PawloskiAugust 22, 2002 MPC Testing Progress.

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

Jochen Frühauf CBM-Collaboration Meeting

CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.

Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.

SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.

CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

TTCrx Issues M.Matveev Rice University December 17, 2009.

PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.

Transfering Trigger Data to USA15 V. Polychonakos, BNL.

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard

ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.

HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.

M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.

NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

CCB to OH Interface M.Matveev Rice University February 22,

H-pT ASIC A.The logic of H-pT ASIC 1. overview 2. matrix, encoder, selector… B. Test result 1. verification 2. electrical characteristics C. Usage.

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

BUILDING BLOCKS designed at IPHC in TOWER JAZZ CMOS Image Sensor 0.18 µm process Isabelle Valin on behalf of IPHC-PICSEL group.

The Data Handling Hybrid Igor Konorov TUM Physics Department E18.

LHCb Outer Tracker Electronics 40MHz Upgrade

Results with the RPC system of OPERA and perspectives

Optohybrid V2 design status

AHCAL Beam Interface (BIF)

Connection btw FE and Merger

Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015

VME Bus error A possible error condition for TMB whose firmware has been “misloaded” is to cause Bus Error on VME crate controller (VCC) at power up… Under.

CSC EMU Muon Port Card (MPC)

University of California Los Angeles

CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016.

University of California Los Angeles

University of California Los Angeles

8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

New Calorimeter Trigger Receiver Card (U. Wisconsin)

University of California Los Angeles

The New Trigger/GPS Module for the EEE Project

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

Presentation transcript:

CCB to OH Interface M.Matveev Rice University November 12,

~15 m cable from CCB with 40Mhz clock ~20 m HDMI cable 40MHz LVDS clock from CCB coming to J2-14 (pos) and J2-19 (neg) 40MHz LVDS clock coming from J1-14 to U11-14 (pos) and from J1-19 to U14-15 (neg) Recovered 40MHz clock from U11-13 OH v.2a HDMI Cable Test at Rice 2

CCB Mezzanine Design Distributes 7 signals from the CSC Clock and Control Board (CCB) to six OH v.2b - 40MHz LHC clock (LVDS) - JTAG (TCK, TMS, TDI, TDO) signals (LVDS) - Hard Reset (500 ns pulse, LVTTL) - JTAG control to OH multiplexor (CCB or GBT) Schematic is ready, sent to Yifan, Jason, Gilles for comments/suggestions/corrections. Who else is interested? Need to verify for consistency with the OH v.2b. How to proceed? How many modified CCBs will be needed in 2016? 3