Multiplexing and Demultiplexing

Slides:



Advertisements
Similar presentations
Encoders Three-state devices Multiplexers
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
MSI Logic Circuits Wen-Hung Liao, Ph.D.. Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Multiplexers DeMultiplexers XOR gates
Combinational Logic Chapter 4.
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Combinational Logic Design
Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.
Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Three-state devices Multiplexers
CSET 4650 Field Programmable Logic Devices
Digital Logic Structures MOS transistors logic gates functional units of a computer.
ROM & PLA Digital Logic And Computer Design
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
PHY 201 (Blum) 1 Multiplexing and Demultiplexing In some sense, Multiplexing and Demultiplexing is just a special case of the truth tables we have been.
Combinational Design, Part 3: Functional Blocks
Mux 2.1 Multiplexers and De-Multiplexers 2: ©Paul Godin Updated November 2007.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.
ELE22MIC Lecture 9 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR Parallel to Serial Data Conversion External Address Bus Latching Address.
ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR
PHY 202 (Blum)1 Combinations of Resistors Series, Parallel.
1 CSE370, Lecture 10 Lecture 10 u Logistics n HW3 due Friday (cover materials up to this lecture) n Lab3 going on this week n Midterm 1: a week from today.
ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)
Multiplexers and Demultiplexers
ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.
Multiplexers and De-Multiplexers 1
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Multiplexers and De-Multiplexers
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
CSE 370 Spring 2006 Introduction to Digital Design Lecture 10: Multiplexers and Demultiplexers Last Lecture Multilevel Logic Hazards Today Multiplexers.
CSI-2111 Structure of Computers Ipage Combinational Circuits  Objectives : To recognize the principal types of combinational circuits  Adders.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
3.13 How many output lines will a five-input decoder have?
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
1 CSE370, Lecture 8 Lecture 8 u Logistics n Midterm 1 week from today in class. Closed book/closed notes n Sample midterm linked in on calendar n Review.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Multiplexer.
 Designing CU – One FF per State Method  5 Transformation Rules  Transformation Process  Microprogrammed Control Unit.
Programmable Logic Devices
Transistors and Logic Circuits
Multiplexer.
EKT 124 MUX AND DEMUX.
Computer Science 210 Computer Organization
More Devices: Control (Making Choices)
Combinational Logic Circuits
The Multiplexer Multi what?
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Lecture 8 Logistics Last lecture Last last lecture Today
Lecture 10 Logistics Last lecture Today
Part I Background and Motivation
Registers.
13 Digital Logic Circuits.
Combinational Circuits
Overview Last lecture Timing; Hazards/glitches
Digital System Design Combinational Logic
ECE2030 HW-6.
Presentation transcript:

Multiplexing and Demultiplexing

Multiplexing There are several data inputs and one of them is routed to the output Like selecting a television channel In addition to data inputs, there must be select inputs How many select pins are needed? Depends on number of inputs Multiplexer aka MUX

Truth table for 2-to-1 MUX Select Data Out S0 A B 1

Algebra for 2-to-1 MUX Take expressions for 1’s found in truth table SAB + SAB + SAB + SAB This can be factored as follows SA(B+B) + S(A+A)B (B+B) = 1 Not B or B, doesn’t care about B SA + SB

Gates for 2-to-1 MUX S0A S0B

4-to-1 MUX: truth table Select Data Out S1 S0 A B C D 1

4-to-1 MUX: gate version

Addresses Each data input is assigned to a specific state of the select input E.g. low-low, low-high, high-low, high-high The state can be interpreted as binary numbers 00, 01, 10, 11 Two select  Four addresses And these numbers are thought of as the “addresses” of the input

4-to-1 MUX: truth table (revisited) Select Data Out S1 S0 D0 D1 D2 D3 1

Demultiplexing one input is routed to one of several outputs Like mail may be sent to any number of recipients In addition to data input, there must be select inputs To select from 2N data outputs requires N select inputs Demultiplexer aka DeMUX

1-to-4 DeMux: Truth table Select Data Output S1 S0 A O0 O1 O2 O3 1

1-to-4 DeMUX: gate version

Decoder A variation on the previous circuit is to have no input data the selected output will be high, the others low This can be used to activate a control pin on the selected part of circuit

1-to-4 Decode: Truth table Select Output S1 S0 O0 O1 O2 O3 1

1-to-4 Decode: gates

Decoder plus registers = RAM Memory Address Register (MAR) holds an address associated with memory Memory Data Register (MDR) holds data for writing to memory Memory is a sequence of registers and a decoder Decoder output is connected to control pins (load in this example) of the RAM

Decoder plus registers = RAM Load pins MDR Decoder MAR

The logic of ROM fuse Address lines Decoder “Burned” fuse

Logic of ROM (Cont.) Fuses connect output of decoder to output of ROM Normal voltage and current does not burn (“blow”) the fuse So when the selected decoder output is high, all ROM output lines to which it is connected are also high

Logic of ROM (Cont.) Higher voltage and current will break the connections They are applied selectively to break certain connections The ROM output is not affected by the decoder output if the connection is broken (Implementation may be different, but this is the basic logic)