 Seattle Pacific University EE 1210 - Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.

Slides:



Advertisements
Similar presentations
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Advertisements

ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
بهينه سازي با نقشة کارنو
Chapter 3 Simplification of Switching Functions
Digital Fundamentals Floyd Chapter 4 Tenth Edition
Give qualifications of instructors: DAP
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Week 3- slide 1 EE 231 Digital Electronics Fall 01 Gate Logic: Two-Level Simplification K-Map Method Examples F = A asserted, unchanged B varies G = B’,
Digital Fundamentals with PLD Programming Floyd Chapter 4
Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
Overview of Chapter 3 °K-maps: an alternate approach to representing Boolean functions °K-map representation can be used to minimize Boolean functions.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
CT455: Computer Organization K-Map
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Chapter 3 The Karnaugh Map. These K-maps are described by the location. Next, each square will be 1 or 0 depending on the value of the function. ABfm.
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
9/16/04UCB EECS150 D. Culler Fa04 1 EECS Components and Design Techniques for Digital Systems Lec 06 – Minimizing Boolean Logic 9/16-04 David Culler.
Optimization Algorithm
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Minimisation ENEL111. Minimisation Last Lecture  Sum of products  Boolean algebra This Lecture  Karnaugh maps  Some more examples of algebra and truth.
LOGIC GATES & BOOLEAN ALGEBRA
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 4 © 2008 Pearson Education.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
BR 2/1/991 Truth Tables (again) Recall that a boolean equation can be represented by a Truth Table A B C F
THE K-MAP.
Karnaugh Maps Not in textbook. Karnaugh Maps K-maps provide a simple approach to reducing Boolean expressions from a input-output table. The output from.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
CSE 140: Components and Design Techniques for Digital Systems Lecture 3: Incompletely Specified Functions and K Maps CK Cheng Dept. of Computer Science.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100,
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Lecture 3: Incompletely Specified Functions and K Maps
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
Computer Organisation
Optimized Implementation of Logic Function
Digital Logic and Design
Lecture 3: Incompletely Specified Functions and K Maps
Optimized Implementation of Logic Function
BASIC & COMBINATIONAL LOGIC CIRCUIT
Lecture 6 Logistics Last lecture Today’s lecture
Lecture 7 Logistics Last lecture Today HW2 due now Lab2 going on
Lecture 6 Karnaugh maps (K-maps) K-maps with “don’t cares”
Optimized Implementation of Logic Function
COE 202: Digital Logic Design Combinational Logic Part 3
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Lecture 7 Logistics Last lecture Today HW2 due now Lab2 going on
Computer Architecture
Presentation transcript:

 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms Sum-of-products Product-of-sums Canonical S.O.P. form Reduced S.O.P. form Canonical forms are very easy to produce Just read them off of a truth table But, they’re not the most efficient representation Reduced two-level forms are more efficient

 Seattle Pacific University EE Logic System DesignKMaps-2 Venn Diagrams Consider a Venn Diagram for 2 sets, A and B AB’ A’B AB A’B’ B=0 B=1 A=0 A=1 A B A’B’ AB’ AB A’B

 Seattle Pacific University EE Logic System DesignKMaps-3 Karnaugh maps 2-variable K-map A B F B A F(A,B) Space for A’B Space for AB Space for A’B’ Space for AB’

 Seattle Pacific University EE Logic System DesignKMaps-4 Karnaugh maps K-maps can represent up to four variables easily 3-variable K-map 4-variable K-map Numbering Scheme: 00, 01, 11, 10 Gray Code — only a single bit changes from one number to the next A f(A,B,C) f(A,B,C,D) AB C B AB CD A B C D C m0m0 m1m1 m2m2 m3m3 m6m6 m7m7 m4m4 m5m5 m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10

 Seattle Pacific University EE Logic System DesignKMaps-5 Filling in a K-map F(A,B,C,D) = ABC’D’ + AB’CD’ + ABC’D + AB’CD + A’BCD F (A,B,C) = A’B’C’ + ABC’ + A’B’C + AB’C 3-variable K-map 4-variable K-map f(A,B,C) AB C B C A AB CD A B C D

 Seattle Pacific University EE Logic System DesignKMaps-6 Finding Combinations with K-maps F = A’B + AB = B G = A’B’ + A’B = A’ We can combine A’B and AB We can combine A’B’ and A’B With Karnaugh maps, adjacent 1’s mean we can combine them B A B A

 Seattle Pacific University EE Logic System DesignKMaps-7 Adjacencies in the K-map Wrap from left to right Wrap from top to bottom Neighbors AB C B C A

 Seattle Pacific University EE Logic System DesignKMaps-8 3-variable K-map examples F(C,B,A) = A’C’ + B’C In the K-map, adjacency wraps from left to right and from top to bottom F(C,B,A) = A’BC’ + AB’C + A’B’ Same function, alternative “circling” Note: Larger circles are better 0 1 F AB C B C A F AB C B C A

 Seattle Pacific University EE Logic System DesignKMaps-9 3-variable K-map examples We can use the combining theorem on larger units as well. G(A,B,C) = A’BC’ + A’BC + ABC’ + ABC = A’B(C’ + C) + AB(C’ + C) = A’B + AB = B(A’ + A) = B What can we circle? Any rectangle that contains all ones As long as its size is a power of two 1, 2, 4, 8, 16,... No rectangles of 3, 5, 6,... Find the smallest number of the largest possible rectangles that cover all the 1’s at least once (overlapping circles are allowed) G AB C B C A

 Seattle Pacific University EE Logic System DesignKMaps-10 4-variable K-map example F(A,B,C,D) =  m(0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14) Find the smallest number of the largest possible rectangles that cover all the 1’s Start at upper left corner and search for 1’s: Circled? – Go to next ‘1’ Not circled? – Circle largest term that contains this ‘1’ and go to next ‘1’ Tie? – Skip this square for now and come back to it later... F(A,B,C,D) = AB CD A B C D F m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 A’+ BC’D+ CD’+ B’D’+ B’C

 Seattle Pacific University EE Logic System DesignKMaps-11 K-maps for XORs and XNORs B A F = A’B + AB’ = A  B G = A’B’C + A’BC’ + ABC’ + AB’C = A  B  C P= A  B  C  D Q= A  B  C  D G AB C B C A AB CD A B C D Q AB CD A B C D P

 Seattle Pacific University EE Logic System DesignKMaps-12 Product-of-Sums F(A,B,C,D) =  m(0,1,5,8,10,12,14) We can circle 0’s to find a sum-of-products for the complement Circling 1’s gives S.O.P. for F Complementing S.O.P. of F gives P.O.S. for F’ Circling 0’s gives S.O.P. for F’ Complementing S.O.P. for F’ gives P.O.S. for F Product-of-Sums! F’ = AB CD A B C D F m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m A’C+ A’BD’+ AD F = A’C + A’BD’ + AD F = (A+C’)(A+B’+D)(A’+D’) DeMorgan’s Law

 Seattle Pacific University EE Logic System DesignKMaps-13 K-maps and Don’t Cares F(A,B,C,D) =  m (1,3,5,7,9) +  d (6,12,13) Invalid Inputs (Don’t Cares) can be treated as 1's or 0's if it is advantageous to do so By treating this X as a "1", a larger rectangle can be formed F = assuming x’s are zero Tie! - Skip and come back AB CD A B C D F m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m x x 10 x A’D + B’C’D AB CD A B C D F m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m x x 10 x F = using don’t cares A’D + C’D

 Seattle Pacific University EE Logic System DesignKMaps-14 Example: 2-bit Comparator Will need a 4- variable K-map for each of the 3 output functions =, >, < AB = CD AB < CD AB > CD A B C D N 1 N 2 F1F1 F2F2 F3F3 DC and BA are two-bit binary numbers F 1 F 2 F 3 D C B A

 Seattle Pacific University EE Logic System DesignKMaps-15 K-maps for 2-bit comparator AB CD A B C D F1F1 m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 AB CD A B C D F2F2 m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 AB CD A B C D F3F3 m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 F 1 = AB==CDF 2 = AB<CDF 3 = AB>CD F 1 =F 2 = F 3 = A’B’C’D’+ A’BC’D+ ABCD+ AB’CD’A’B’D+ A’C+ B’CD BC’D+ AC’+ ABD’ F 1 ’ = B’D+ A’C+ BD’+ AC’ F 1 = (B+D’)(A+C’)(B’+D)(A’+C) -OR-

 Seattle Pacific University EE Logic System DesignKMaps-16 BCD Decrement by 1 BCD – Binary Coded Decimal Represents ‘0’ through ‘9’ in four bits Binary patterns for are invalid inputs Decrement by 1 function N2 = N1 – 1 0 – 1 = 9 (rolls over) ABCDWXYZ XXXX1011XXXX1100XXXX1101XXXX1110XXXX1111XXXXABCDWXYZ XXXX1011XXXX1100XXXX1101XXXX1110XXXX1111XXXX N1 N2

 Seattle Pacific University EE Logic System DesignKMaps-17 BCD Decrement by One AB CD A B C D W m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 AB CD A B C D X m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 AB CD A B C D Y m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 AB CD A B C D Z m0m0 m1m1 m4m4 m5m5 m 12 m 13 m8m8 m9m9 m3m3 m2m2 m7m7 m6m6 m 15 m 14 m 11 m 10 x x x x x x x x x x x x x x x x x x x x x x x x W = X = A’B’C’D’+ AD Y = Z = BD+ BC+ AD’ CD+ BC’D’+ AD’ D’