Giovanni Grieco Marketing Division 9th Topical Seminar on Innovative Particle and Radiation Detectors 23 - 26 May 2004 Siena,

Slides:

Advertisements

Similar presentations

Introduction of DAQ system: E906 as an example

Advertisements

1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.

CS-334: Computer Architecture

Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.

12 GeV Trigger Workshop Session II - DAQ System July 8th, 2009 – Christopher Newport Univ. David Abbott.

Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.

VMEbus Outline –Introduction –Electrical Characteristics –Mechanics –Functions –Data Transfer –Arbitration –Priority Interrupt Bus –Utilities Goal –Understand.

680XX Hardware Interface Outline Goal Reading

INPUT/OUTPUT ORGANIZATION INTERRUPTS CS147 Summer 2001 Professor: Sin-Min Lee Presented by: Jing Chen.

Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved The Digital Logic Level.

Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.

Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.

2. Methods for I/O Operations

NS Training Hardware. System Controller Module.

Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.

Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.

Siena, Oct th Topical Seminar on Innovative Particle and Radiation Detectors: Progress in Radiation and Magnetic Field tests of CAEN HV and.

NIM, CAMAC and VME Standards

NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,

NS Training Hardware.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION

2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.

I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

Computer Architecture Lecture10: Input/output devices Piotr Bilski.

(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:

Case Study Computer Controlled Radiation Monitoring System

2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.

S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.

David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)

Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.

August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,

Modes of transfer in computer

ICPDAS EtherCAT Solution

Organisasi Sistem Komputer Materi VIII (Input Output)

LECC 2005, Heidelberg Markus Joos, CERN-PH/ESS 1 The VMEbus processor hardware and software infrastructure in ATLAS Markus Joos, CERN-PH/ESS 11th Workshop.

L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.

Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.

IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.

Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard

Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)

بسم الله الرحمن الرحيم MEMORY AND I/O.

16th May 2007 MICE tracker phone meeting 1 Setup test bench/ Installation DATE Hideyuki Sakamoto 16 th May 2007 MICE phone meeting.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.

A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.

A versatile FPGA based photon counter and correlator sudersan dhep meet’16.

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.

DeLiDAQ-2D ─ a new data acquisition system for position-sensitive neutron detectors with delay-line readout F.V. Levchanovskiy, S.M. Murashkevich Frank.

The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.

RAL-PPD Academic Training Computer – Hardware Interactions (with emphasis on VME) Norman Gee 26-Nov-2008.

DIRECT MEMORY ACCESS and Computer Buses

Department of Computer Science and Engineering

Chapter 6 Input/Output Organization

Production Firmware - status Components TOTFED - status

HCAL Data Concentrator Production Status

Front-end electronic system for large area photomultipliers readout

CSCI 315 Operating Systems Design

Department of High Energy Physics

RAL-PPD Academic Training Computer – Hardware Interactions

Presentation transcript:

Giovanni Grieco Marketing Division 9th Topical Seminar on Innovative Particle and Radiation Detectors May 2004 Siena, Italy Via Vetraia, 11 – VIAREGGIO (Italy) Phone: Fax: URL: UNI EN ISO 9001 CERT. N CAEN Novel Bridges for PC based VME control

Siena, May '04Novel Bridges for PC based VME control2 Summary Overview Software Conclusions

Siena, May '04Novel Bridges for PC based VME control3 The requests… Low Cost solution for VME bus control Simple and user friendly Flexible

Siena, May '04Novel Bridges for PC based VME control4 V1718: VME - USB 2.0 Bridge VME64/64X compliant USB 2.0 Bulk Transaction Protocol Transfer rate: up to 30 MByte/s No additional hardware required No boot required: ready at power-up! Front panel data-way display Seven programmable I/Os Ready

Siena, May '04Novel Bridges for PC based VME control5 V1718 Block Diagram

Siena, May '04Novel Bridges for PC based VME control6 V2718+A2818: VME - PCI Bridge VME64/64X compliant Optical Link 1.25 Gbit/s Daisy Chain Capability (up to 8 V2718 per A2818) PCI 32 bit / 33MHz No Protocol Overhead Transfer rate: up to ~60 MByte/sec No boot required: ready at power-up! Front panel data-way display Seven programmable I/Os Ready

Siena, May '04Novel Bridges for PC based VME control7 V2718 Block Diagram

Siena, May '04Novel Bridges for PC based VME control8 CONet – Chainable Optical Network A2818 PCI CONet Controller V2718 CONet to VME Bridge Inter-Crate Optical Ring

Siena, May '04Novel Bridges for PC based VME control9 Utilities Data-way Display: –32 Address + 32 Data + 6 AM + 7 IRQ + AS, DS0, DS1, DTACK, BERR, IACK, WRITE, LWORD, SYSRES, BRQ, BG 5 Outputs + 2 Inputs (NIM or TTL, LEMO connectors): –monitor of DS, AS, DTACK, BERR –I/O registers, pulse generators, scalers, coincidence, etc… –VME Location Monitor (trigger when executed a given cycle at a given address with a given data) –VME execution synchronized with an external signal Front panel LEDs showing VME and I/O activity

Siena, May '04Novel Bridges for PC based VME control10 VME Characteristics VME master (arbiter or requester) VME slave (registers and SRAM access) Cycles: RW, RMW, BLT, MBLT, IACK, ADO, ADOH Addressing: A16, A24, A32, LCK, CR-CSR Data width: D8, D16, D32, D64 System controller capabilities Interrupt handler Programmable Location monitor

Siena, May '04Novel Bridges for PC based VME control11 Support: –Windows 98/2000/XP –Linux Libraries: – C/C++ –Visual Basic –LabView Example program Same Application Programmer Interface for both modules !! Available Software

Siena, May '04Novel Bridges for PC based VME control12 Conclusions Two low cost solutions for easy VME interfacing have been presented: –V1718 for USB 2.0 to VME –V A2818 for PCI to VME