I/O Organization Competency – C6. Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

I/O Organization popo.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
I/O Organization popo.
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
I/O Unit.
Processor System Architecture
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
1 Pertemuan 12 Input/Output Matakuliah: H0344/Organisasi dan Arsitektur Komputer Tahun: 2005 Versi: 1/1.
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
CHAPTER 9: Input / Output
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
Input / Output CS 537 – Introduction to Operating Systems.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
I/O Sub-System CT101 – Computing Systems.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Input and Output Computer Organization and Assembly Language: Module 9.
CHAPTER 9: Input / Output
Input/ Output By Mohit Sehgal. What is Input/Output of a Computer? Connection with Machine Every machine has I/O (Like a function) In computing, input/output,
MICROPROCESSOR INPUT/OUTPUT
THE COMPUTER SYSTEM. Lecture Objectives Computer functions – Instruction fetch & execute – Interrupt Handling – I/O functions Interconnections Computer.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Top Level View of Computer Function and Interconnection.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 2.
Chapter 1: Introduction. 1.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 1: Introduction What Operating Systems Do Computer-System.
Computers Internal Communication. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.
Interrupts By Ryan Morris. Overview ● I/O Paradigm ● Synchronization ● Polling ● Control and Status Registers ● Interrupt Driven I/O ● Importance of Interrupts.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Modes of transfer in computer
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
By Fernan Naderzad.  Today we’ll go over: Von Neumann Architecture, Hardware and Software Approaches, Computer Functions, Interrupts, and Buses.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Review of Computer System Organization. Computer Startup For a computer to start running when it is first powered up, it needs to execute an initial program.
IT3002 Computer Architecture
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Silberschatz, Galvin and Gagne ©2013 Operating System Concepts – 9 th Edit9on Lecture 3 Chapter 1: Introduction Provided & Updated by Sameer Akram.
Chapter 8 Input/Output I/O basics Keyboard input Monitor output
Computer Architecture
Operating Systems Chapter 5: Input/Output Management
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Presentation transcript:

I/O Organization Competency – C6

Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some devices (keyboard and mouse) are very slow, whereas others(disks and flash memory) are much faster. The method of data transfer differs from device to device. I/O devices transfer data at slower rate than CPU and memory. The number of data bytes and their formats differ from one device to another.

I/O Interface unit

Functions of I/O Interface unit 1.To receive read/write instructions from CPU, interpret them and send appropriate commands to the specified I/O device. 2. For a write command, temporarily store the data received from the main memory. Inform the specified device about the readiness of the data. When the device is ready, it accepts the data from the buffer.

Functions of I/O Interface unit 3.For a read instruction received from the CPU, send a command to the specified device. When requested data is received from it, put the data in a buffer and inform the CPU that the data is ready. CPU should now start accepting data from the buffer. 3. Monitor errors during transmission, correct it and inform CPU if data is corrupted. 4. Control all I/O operations.

Device Interfacing

Device Controller – performs device-dependent functions. Interface Unit – performs the logic of communicating with the receiver or with the sender.

Device Interfacing A computer system contains many I/O devices. Each I/O device will be assigned an unique address for identification. The interface units of various I/O devices are connected to rest of the computer system using a system bus.

Comm. B/w CPU & Peripheral devices

I/O Interface

I/O Methods Three methods are possible when data is to be transferred from I/O units to or from memory. 1.Program Controlled data transfer 2. Interrupt driven data transfer 3. DMA based data transfer

Program Controlled data transfer

The Interface unit has the following registers: 1.IBR : Interface Buffer Register 2. Data-Ready: Flip-flop that indicates that data is ready in the IBR. 3. Busy: Flip-flop that indicates that the I/O interface unit is engaged.

Program Controlled data transfer Series of steps involved data transfer: 1.An I/O instruction is encountered in the program being executed. 2. The CPU sends the device address and command(read or write) to be executed on the I/O bus. 3. The device address on the I/O bus is decoded by the address decoder to recognize the desired I/O device.

Series of steps involved data transfer: 4. The interface unit commands the concerned device controller to assemble a word in the IBR. At the sane time it turns on an interface busy flip-flop and data ready flip-flop is reset to The device controller fills the IBR. As soon as the data is ready in IBR the ready flip-flop of the device interface is set to 1.

Series of steps involved data transfer: 6. The CPU continually checks the data ready flip-flop in a wait loop. When the ready flip-flop is set to 1, the contents of IBR are transferred to the specified CPU register through the data bus.

Interrupt Structures Interrupt process may be compared to the action of housewife. Two processes: Interrupted Process Interrupting Process I/O transfer between CPU and the I/O – CPU  interrupted process I/O interface  interrupting process.

Single Level Interrupt Processing

Interrupt controlled data transfer

Interrupt Types CPU should handle a variety of interrupts from many I/O devices. External Interrupts: Interrupt caused by I/O devices and emergency events outside CPU’s control. Internal Interrupts: Also named as Trap. Occur when there is a mistake in a user’s program. (Divide by zero, Accumulator overflow or use of illegal operation code)

Interrupt Types The number of types of interrupts that can be distinguished by a CPU is called Interrupt Levels or Interrupt Classes. The relative importance given to an interrupt is called its priority.

Handling Multiple interrupts ( Handshaking between CPU and I/O Interface Unit ) Handshaking – The procedure of exchanging signals between processes to communicate each other’s state

Methods for servicing interrupts 1. Software Polling 2. Bus Arbitration 3. Daisy chaining which is a hardware arrangement. 4. Vectored interrupt handling 5. Use of multiple interrupt lines

Software Polling

Bus Arbitration

Daisy Chaining

Vectored Interrupts

Multiple Interrupt lines