EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.

Slides:



Advertisements
Similar presentations
Prof. Sin-Min Lee Department of Computer Science
Advertisements

ECE 238L Computer Logic Design Spring 2010
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Karnaugh Maps Discussion D3.1. Karnaugh Maps Minterm X Y F m m m m X Y F(X,Y) = m0 + m2 + m3 =  (0,2,3) = X + Y'
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
CSE-221 Digital Logic Design (DLD)
Karnaugh Maps for Simplification
Computer Engineering (Logic Circuits) (Karnaugh Map)
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
Logic gate level Part 3: minimizing circuits. Improving circuit efficiency Efficiency of combinatorial circuit depends on number & arrangement of its.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
Boolean Algebra and Digital Circuits
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 4: Other Gates.
Dr. Eng. Farag Elnagahy Office Phone: King ABDUL AZIZ University Faculty Of Computing and Information Technology CPCS 222.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
EE345 – Micro-Controllers Gate-Level Minimization Prof. Ahmad Abu-El-Haija.
Gate-level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS1Q Computer Systems Lecture 7
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Karnaugh Maps (K-Maps)
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
Minimization Karnaugh Maps
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Maps)
Karnaugh Map and Circuit Design.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
CSE 260 BRAC University.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS 352 Introduction to Logic Design
Karnaugh Maps.
Lecture 5 Dr. Nermin Hamza.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
COE 202: Digital Logic Design Combinational Logic Part 3
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Circuit Simplification and
Presentation transcript:

EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps

Test 1  Thursday July 18,

Karnaugh map  The key to finding a minimum cost SOP or POS form is applying the combining property (14a for SOP or 14b for POS)  The Karnaugh map (K-map) provides a systematic (and graphical) way of performing this operation  Minterms can be combined by 14a when they differ in only one variable  f(x,y,z) = xyz+xyz’ = xy(z+z’) = xy(1) = xy  The K-map illustrates this combination graphically 3

Karnaugh map  The K-map is an alternative to a truth table for representing an expression  K-map consists of cells that correspond to rows of the truth table  Each cell corresponds to a minterm  A two variable truth table and the corresponding K-map x1x1 x2x2 f 00m0m0 01m1m1 10m2m2 11m3m3 m3m3 m1m1 m2m2 m0m x1x1 x2x2 4

Karnaugh map m3m3 m1m1 m2m2 m0m x1x1 x2x2 Values for the first variable are listed across the top Values for the second variable are listed down the left side 5

Karnaugh map groupings  Minterms in adjacent squares on the map can be combined since they differ in only one variable  Indicated by looping the corresponding ‘1’s on the map (the ‘1’s must be adjacent)  Looping two ‘1’s together corresponds to eliminating a term and a variable from the output expression => xy+xy’ = x xyf x y f=xy’+xy=x 6

K-map groupings example  Note that the bottom two cells differ in only one variable (x) and the right two cells differ in only one variable (y) xyf x y x y f=x+y 7

K-map groupings example  Draw the K-map and give the minimized logic expression for the following truth table.  Show the groupings made in the K-map xyf

Three variable K-map  A three-variable K-map is constructed by laying 2 two-variable maps side by side  K-maps are always laid out such that adjacent squares only differ by one variable (i.e. by 1 bit in the binary expression of the minterm values) xyzMinterm 000m 0 =x’y’z’ 001m 1 =x’y’z 010m 2 =x’yz’ 011m 3 =x’yz 100m 4 =xy’z’ 101m 5 =xy’z 110m 6 =xyz’ 111m 7 =xyz m3m3 m1m1 m2m2 m0m xy z m5m5 m7m7 m4m4 m6m End cells are ‘adjacent’ 9

Example three-variable K-maps f(x,y,z)=  m(0,1,2,4) xy z =x’y’+x’z’+y’z’ xy z f(x,y,z)=  m(0,1,2,3,4) =x’+y’z’ A grouping of four eliminates 2 variables 10

Guidelines for combining terms  Can combine only adjacent ‘1’s  Can group only in powers of 2 (1,2,4,8, etc.)  Try to form as large a grouping as possible  Do not generate more groups than are necessary to “cover” all the ‘1’s 11

Example groupings xy z xy z xy z xy z f=z’f=yz’+x f=z’+y’ f=y+x’z’ 12

K-map groupings example  Draw the K-map and give the minimized logic expression for the following.  f(a,b,c)=  m(1,2,3,4,5,6)  Show the groupings made in the K-map 13

Four variable K-map  A four-variable K-map is constructing by laying 2 three-variable maps together to create four rows  f(a,b,c,d) m5m5 m1m1 m4m4 m0m ab cd m9m9 m 13 m8m8 m m6m6 m2m2 m7m7 m3m3 m 10 m 14 m 11 m

Four variable K-map  Adjacencies wrap around in the K-map m5m5 m1m1 m4m4 m0m ab cd m9m9 m 13 m8m8 m m6m6 m2m2 m7m7 m3m3 m 10 m 14 m 11 m

Example four-variable K-maps ab cd f(a,b,c,d)=m(2,3,9-11,13) =ac’d+b’c ab cd f(a,b,c,d)=m(3-7,9,11,12-15) =b+cd+ad 16

Example groupings ab cd f(a,b,c,d)=b’+d’ ab cd f(a,b,c,d)=b’d+bd’ 17

Example groupings ab cd f(a,b,c,d)=b’d’+bd ab cd f(a,b,c,d)=b’d+bd’+a’b’ 18

Examples  We will revisit some of the examples we studied in the last lecture.  We will simplify the equations using K-Maps this time instead of algebraic manipulations. 19

Multiplexer circuit sxyf f(s,x,y)=m 2 +m 3 +m 5 +m 7 f(s,x,y)=s’xy’+s’xy+sx’y+sxy f(s,x,y)=s’x(y’+y)+sy(x’+x) f(s,x,y)=s’x+sy 20

Car safety alarm DKSBA A(D,K,S,B)=m(4,5,6,7,14) A(D,K,S,B)=D’KS’B’+D’KS’B+D’KSB’+D’KSB+DKSB’ =D’KS’+D’KS+KSB’ =D’K+KSB’ 21

Three-way light control xyzf f(x,y,z)=m 1 +m 2 +m 4 +m 7 f(x,y,z)=x’y’z+x’yz’+xy’z’+xyz This is the simplest sum-of-products form. 22

Majority Function 23 XYZMajority The output of the majority function is equal to the value for the three inputs which occurs on more inputs. Majority(X,Y,Z) =  m(3,5,6,7) Majority(X,Y,Z) = X’YZ + XY’Z + XYZ’ + XYZ Simplified  Majority(X,Y,Z) = XY + XZ + YZ