Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.

Slides:



Advertisements
Similar presentations
Digital Logic Design Gate-Level Minimization
Advertisements

Gate-Level Minimization
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Karnaugh Maps Discussion D3.1. Karnaugh Maps Minterm X Y F m m m m X Y F(X,Y) = m0 + m2 + m3 =  (0,2,3) = X + Y'
Gate-Level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Examples Simplify: ab’c + abc + a’bc Show that X + X’Y = X + Y
CSE-221 Digital Logic Design (DLD)
Karnaugh Maps Discussion D6.2 Section Karnaugh Maps Minterm X Y F m m m m X Y F(X,Y) = m0 | m2 | m3 =  (0,2,3)
Karnaugh Maps for Simplification
Karnaugh Maps Discussion D6.2 Appendix H. Karnaugh Maps Minterm x y f m m m m x y f(x,y) = m0 | m2 | m3 =  (0,2,3)
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Simplifying Boolean Expressions Using K-Map Method
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
ECE 331 – Digital System Design
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
October 29, 2015 EASTERN MEDITERRANEAN UNIVERSITY1 Digital Logic Design I Gate-Level Minimization Mustafa Kemal Uyguroğlu.
Chapter 3 Gate-Level Minimization
EE345 – Micro-Controllers Gate-Level Minimization Prof. Ahmad Abu-El-Haija.
Gate-Level Minimization
Gate-level Minimization
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 301 – Digital Electronics Basic Logic Operations, Boolean Expressions, and Boolean Algebra (Lecture #3)
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Chap 2. Combinational Logic Circuits
Karnaugh Maps (K-Maps)
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CONSENSUS THEOREM Choopan Rattanapoka.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Maps)
Karnaugh Map and Circuit Design.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Dr. Nermin Hamza. x · y = y · x x + y = y + x x · (y · z) = (x · y) · z x + (y + z) = (x + y) + z x · (y + z) = (x · y) + (x · z) x + (y · z) = (x + y)
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Chapter 3 The Karnough Map Minimum Forms of Switching Functions 1.Combine terms by using ( Adjacency) Do this repeatedly to eliminates as.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Example Question: Consider the expressions: (a) F = XY + XY'
Digital Logic Design I Gate-Level Minimization
Chapter 3 Gate-level Minimization.
Overview Part 2 – Circuit Optimization
DIGITAL DESIGN MORRIS MANO UNIT 3 ANSWERS OF THE PROBLEMS 1-29
Circuit Simplification and
Computer Architecture
Presentation transcript:

Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari

C ONTINUE LOGIC GATES Logic gate: NAND (the complement of the product) NOR (the complement of the sum) XOR (Exclusive OR) F=(xy)’, or F=(x  y)’ F=(x + y)’ F=xy’+ x’y Operation: Expression: June 10th, Number Systems and Boolean Algebra Truth Table:

G ATE -L EVEL M INIMIZATION The complexity of the digital logic gates is related to the complexity of the algebraic expression. The map method provides a simple, straightforward procedure for minimizing Boolean functions. The map method is also known as Karnaugh map or k-map. Two-variable Map: June 10th, Number Systems and Boolean Algebra m 1 X’ y m 0 X’ y’ m 3 X y m 2 X y’ m1m1 m0m0 m3m3 m2m2 y X y X m 1 +m 2 +m 3 =x’y + xy’ +xy = x+y

TWO-VARIABLE MAP: m11m11 m0m0 m31m31 m21m21 y X y X m1m1 m0m0 m31m31 m2m2 y X y X (a) xy (b) x+y Three-VARIABLE MAP: m 2 x’ yz’ m 3 x’ yz m 1 x’ y’z m 0 x’ y’z’ m 6 xyz’ m 7 x yz m 5 x y’z m 4 x y’z’ yz X y X z m 5 + m 7 = xy’z+ xyz = xz(y’ + y) =xz

EXAMPLE(1): Simplify the Boolean function F(x,y,z) = ∑ (2,3,4,5) m21m21 m31m31 m1m1 m0m0 m6m6 m7m7 m51m51 m41m41 yz X y X z 0 xy’ x’y m 3 + m 2 = x’yz + x’yz’=x’y(z+z’)=x’y m 4 + m 5 = ?? =xy’ F(x,y,z)=∑(2,3,4,5)= x’y + xy’

TRAINING Try this one: (simplify the Boolean function) F(x,y,z) = ∑ (3,4,6,7) Solution: after representing k-map the simplification will be as shown F= yz + xz’ F(x,y,z) = ∑ (0,2,4,5,6) Solution: after representing k-map the simplification will be as shown F= z’ + xy’

EXAMPLE(2): Let the Boolean function F= A’C + A’B + AB’C + BC A) Express this function as a sum of minterms. B) Find the minimal sum-of-products expression. Solution: A) F(A,B,C)= ∑(1,2,3,5,7) B) F= C + A’B m21m21 m31m31 m11m11 m0m0 m6m6 m71m71 m51m51 m4m4 BC A B A C 0

F OUR - VARIABLE MAP : m 2 W’X’YZ’ m 3 W’X’YZ m 1 W’X’Y’Z m 0 W’X’Y’Z’ m 6 W’XYZ’ m 7 W’XYZ m 5 W’XY’Z m 4 W’XY’Z’ m 14 WXYZ’ m 15 WXYZ m 13 WXY’Z m 12 WXY’Z’ m 10 WX’YZ’ m 11 WX’YZ m 9 WX’Y’Z m 8 WX’Y’Z’ YZ WX Y W Z X

The combination of adjacent squares that is useful during the simplification process is easily determined from inspection of the four-variable map: One square represents a term with four literals. Two adjacent squares represent a term with three literals. Four adjacent squares represent a term with two literals. Eight adjacent squares represent a term with one literal. Sixteen adjacent squares produce a function that is always equal to 1. F ACTS FOR SIMPLIFICATION :

E XAMPLE (3): Simplify the Boolean function F(w,x,y,z)=∑(0,1,2,4,5,6,8,9,12,13,14) w’y’z’ + w’yz’ =w’z’ xy’z’ + xyz’ =xz’ F(w,x,y,z)= y’+ w’z’+ xz’ m21m21 m3m3 m11m11 m01m01 m61m61 m7m7 m51m51 m41m41 m 14 1 m 15 m 13 1 m 12 1 m 10 m 11 m91m91 m81m81 YZ WX Y W Z X w’y’z’ xy’z’ Y’ xyz’ w’yz’

E XAMPLE (4): Simplify the Boolean function: F=A’B’C’ +B’CD’ + A’BCD’ + AB’C’ TRY TO REPRESENT IT YOURSELF ON K-MAP Solution: F= B’D’ + B’C’ + A’CD’