CSET 4650 Field Programmable Logic Devices

Slides:



Advertisements
Similar presentations
Overview Programmable Implementation Technologies (section 6.8)
Advertisements

Documentation Standards
CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.
Programmable Logic PAL, PLA.
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Programmable Logic Devices
Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Programmable Logic Devices.
CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to PALs Programmable Array Logic.
BR 1/991 Programmable Logic There has to be a better way to implement a logic function than to hook together discrete 74XX packages or create a custom.
Documentation Standards Programmable Logic Devices Decoders
Parity. 2 Datasheets TTL:  CMOS: 
EE365 Adv. Digital Circuit Design Clarkson University Lecture #7 Intro to MSI PLDs and Decoders.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Chapter # 4: Programmable and Steering Logic Section 4.1
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 3-1 Chapter #2: Two-Level Combinational Logic Section 2.1, Logic Functions.
Canonical Forms and Logic Miniminization
PLAs Programmable Logic Arrays
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
Figure to-1 Multiplexer and Switch Analog
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Programmable logic devices
1/2550A. Yaicharoen1 Programmable Logic Devices. 1/2550A. Yaicharoen2 General structure of PLDs.
Combinational and Sequential Logic Circuits.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
1 Lecture 10 PLDs  ROMs Multilevel logic. 2 Read-only memories (ROMs) Two dimensional array of stored 1s and 0s  Input is an address  ROM decodes all.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
The Digital Logic Level
CSET 4650 Field Programmable Logic Devices
Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.
ROM & PLA Digital Logic And Computer Design
1 Lecture 9 Demultiplexers Programmable Logic Devices  Programmable logic array (PLA)  Programmable array logic (PAL)
Chapter
1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.
ETE 204 – Digital Electronics
1 CSE370, Lecture 11 Lecture 11  Logistics  HW3 due now  Lab4 goes on as normal next week  Tuesday review 6pm, place TBD  Last lecture  "Switching-network"
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.
Programmable Logic Devices (PLDs)
Computer Architecture From Microprocessors To Supercomputers
EE207: Digital Systems I, Semester I 2003/2004
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 8: Documentation and Timing Diagrams José Nelson Amaral.
CS151 Introduction to Digital Design Chapter Map Simplification.
Chapter # 4: Programmable Logic
CEC 220 Digital Circuit Design Programmable Logic Devices
1 EE121 John Wakerly Lecture #5 Documentation Standards Programmable Logic Devices Decoders.
DIGITAL SYSTEMS Programmable devices PLA-PAL Rudolf Tracht and A.J. Han Vinck.
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Programmable Logic Devices.
PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
1 CSE370, Lecture 10 Lecture 10  Logistics  HW3 due now  Solutions will be available at the midterm review session tomorrow (and at the end of class.
Programmable Logic Devices
Programmable Logic Devices
 Seattle Pacific University EE Logic System DesignProgrammable-1 Implementing Sums-of-Products Z A B C D E F We find And-Or structures like this.
1 Programmable Logic There are other ways to implement a logic function than to hook together discrete 74XX packages or create a custom Integrated Circuit.
Digital Design Lecture 14
Chapter # 4: Programmable Logic
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
Programmable Logic Devices (PLDs)
Programmable Configurations
Unit -06 PLDs.
Lecture 11 Logistics Last lecture Today HW3 due now
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Presentation transcript:

CSET 4650 Field Programmable Logic Devices Introduction to PLAs Programmable Logic Arrays CSET 4650 Field Programmable Logic Devices For additional information, contact any of the following individuals: Dan Solarek Professor and Chairman dsolarek@utnet.utoledo.edu dsolarek@eng.utoledo.edu Voice: 419-530-3377 Allen Rioux Director of Online Services arioux@toledolink.com arioux@utnet.utoledo.edu To leave a message for any of these individuals call the department secretary at 419-530-3159. You may send a FAX to 419-530-3068 Dan Solarek Richard Springman Director of Student Services rspringm@utnet.utoledo.edu rspringm@eng.utoledo.edu Voice: 419-530-3276 Myrna Swanberg Academic Program Coordinator mswanbe@utnet.utoledo.edu mswanber@eng.utoledo.edu Voice: 419-530-3062

Programmable Logic Array (PLA) Introduced in 1975 Predates the invention of the PAL The first PLD The most user-configurable of the traditional two-level programmable logic devices

Programmable Logic Array (PLA) A PLA is a large 2-level AND / OR array with lots of inputs and product terms Most general/flexible device of this architecture PROM, PAL, PLA Programmable connections for both AND / OR Uses the sum of products (SOP) form

PLA Block Diagram Same 2-level AND/OR logic arrangement as with PROM and PAL devices programmable shareable

PLA Description the third simple PLD we will study decode only some of the input addresses (PROMs decoded all of them) increased propagation delay because of both the AND and OR array inputs are programmable naming convention not as systematic as PALs also called FPLAs

PLA: A More General Idea A PAL has limits on the arrangement of its sum-of-products groupings. Programmed Array Logic A PLA has complete flexibility of its sum-of-products groupings. Programmable Logic Array

Programmable Logic Array (PLA) n input variables AND gates have 2n inputs true and inverted form of each input variable m outputs driven by large OR gates each AND gate is programmably connected to each output’s OR gate (shareable product terms)

Nomenclature: 4x6x3 PLA

Compact Representation Illustration of a 4-input, 6 product term, 3-output PLA 4x6x3 All fuses shown intact (not yet programmed) This representation is closer to the “wired logic” physical implementation

PLA Electrical Design fuse detail Wired Logic fuse detail

PLA: Sharing Product Terms B A C D F G H J ABC ABC AD F = ABC + AD + AD G = ABC + ABC + AD H = ABC + BD J = B + AD AD BD B

Sharing Product Terms P1 P2 P3 P4 P5 P6

Example: Programming a PLA Given: F1 = Σm(2, 4, 5, 7) F2 = Σm(0, 1, 2, 4, 6) Use K-maps to minimize and look for common product terms Program functions into a simple PLA minterm form

F1 K-Map Minimization B BC ABC A C AC AB Three-variable K-map for F1 = Σm(2, 4, 5, 7) C B A 1 3 2 4 5 7 6 BC ABC F1 AB AC

F2 K-Map Minimization B BC BC A C AC Three-variable K-map for F2 = Σm(0, 1, 2, 4, 6) C B A 1 3 2 4 5 7 6 BC BC F2 AC

Programming the PLA Product Terms AB AC BC ABC

XOR: Like a programmable inverter … Programming XOR: Like a programmable inverter … Tied to 0 – F1 not inverted Tied to 1 – F1 is inverted

PLA Example 2 Functions to implement are: = ABC + ABC + ABC + ABC standard form

Group both 1s and 0s to find fewest product terms Minimum Product Terms Fewest are Group both 1s and 0s to find fewest product terms

PLA Programming Table Indicates intact fuse locations true or complemented Indicates intact fuse locations Helps to identify shared terms

PLA For Example 2 3 inputs 4 product terms 2 outputs optional inversion of outputs

Circuit For Example 2 Note the inversion of the output to generate F1

Before Programming Express functions in SOP form Try to reduce the number of product terms To use fewer of the rows Look at both 1s and 0s Number of literals in each term not as important Fewer may make circuit faster

Create Programming Table What really gets generated is the programming table Chip programmed in special-purpose programming device uses personality modules for different devices

PROM, PAL, PLA Assignment Sandige, Chapter 7 7 – 39 7 – 42 7 – 44 7 – 48 Write out on paper & photocopies from book Due on Wednesday, September 8, 2004 at start of class