Aim: To present the concepts of basic structure of computers, arithmetic operations, processing unit, memory system and I/O organization. Objective: To introduce the concepts of basic structure of computers. To give an idea about various arithmetic operations. To study the concepts of basic processing unit such as hardwired control, pipelining, etc. To familiarize the students in the concepts of memory system such as ROM, RAM, virtual memory, secondary storage. To study the concept of II/O devices, interrupts, DMA, standard I/O interfaces.
Syllabus UNIT- I BASIC STRUCTURE OF COMPUTERS 9 Functional units – Basic operational concepts – Bus Structures – Performance andmetrics – Instructions and instruction sequencing – Hardware – Software interface –Instruction set architecture – Addressing modes – RISC – CISC – ALU design –Fixed point and floating point operations. UNIT –II BASIC PROCESSING UNIT 9 Fundamental concepts – Execution of a complete instruction – Multiple busorganization – Hardwired control – Micro programmed control – Nano programming.
UNIT -III PIPELINING 9 Basic concepts – Data hazards – Instruction hazards – Influence on instruction sets –Data path and control considerations – Performance considerations – Exceptionhandling. UNIT- IV MEMORY SYSTEM 9 Basic concepts – Semiconductor RAM – ROM – Speed – Size and Cost – Cachememories – Improving cache performance – Virtual memory – Memory managementrequirements – Associative memories – Secondary storage devices.
UNIT- V I/O ORGANIZATION 9 Accessing I/O Devices – Programmed I/O– Interrupts – Direct memory access –Buses – Interface circuits – Standard I/O interfaces (PCI, SCSI, USB) – I/O devicesand processors.
TEXT BOOKS 1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, “Computer Organization”, 5th Edition, Tata Mc- Graw Hill, Heuring, V.P. and Jordan, H.F., “Computer Systems Design and Architecture”, 2nd Edition, Pearson Education, 2004.
REFERENCES 1. Patterson, D. A., and Hennessy, J.L., “Computer Organization and Design: The Hardware/Software Interface”, 3rd Edition, Elsevier, William Stallings, “Computer Organization and Architecture – Designing for Performance”, 6th Edition, Pearson Education, Hayes, J.P., “Computer Architecture and Organization”, 3rd Edition, Tata Mc-Graw Hill, 1998.
Introduction
UNIT-1 Basic structure of computers Functional units Bus structures Memory operations Instruction sequencing Addressing modes Basic I/O operations Stack and queue
Functional Units Memory Unit Arithmetic and Logic Unit Control Unit Input Unit Output Unit
UNIT –2 BASIC PROCESSING UNIT *Fundamental concepts *Execution of a complete instruction *Multiple bus organization *Hardwired control *Micro programmed control *Nano programming.
Micro programmed control unit CLK Control signals IR Sequencer Status flags Condition codes Control Address Register Control Memory Micro Instruction Register Decoder
UNIT -3 PIPELINING *Basic concepts *Data hazards *Instruction hazards *Influence on instruction sets – *Data path and control considerations *Performance considerations – *Exception handling.
DATA HAZARDS
UNIT-4 Memory system RAM ROM Cache memory Virtual memory Memory management Secondary storage
Classification of memories Memory ROM RAM Masked PROM EPROM EEPROM Static Dynamic ROM
UNIT-5 I/O ORGANIZATION I/O devices Interrupts DMA Buses Standard I/O interfaces
Block diagram of I/O system Data Status Control Address lines Data Status Control lines Control Data Register Status/Control Register External device interface logic I/O logic External device interface logic
Seminar Topics Addressing modes Nano programming Exception handling Virtual memory Interface circuits
Bus Structures Micro programmed control Data hazards Memory management requirements Interrupts Assignment Topics
URL Pipelining-concept-computer- architecture.aspx Pipelining-concept-computer- architecture.aspx mputerarchitecture/Computer_Architecture_B asics. mputerarchitecture/Computer_Architecture_B asics OF-COMPUTER-ARCHITECTURE OF-COMPUTER-ARCHITECTURE le.html le.html