MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

July 14, 2010 San Francisco, California Marriott Hotel Assembly and Packaging.
FPC1011F Introduction of a new sensor package.
Packaging.
ASE Flip-Chip Build-up Substrate Design Rules
Center for Materials and Electronic Technologies
Wafer Level Packaging: A Foundry Perspective
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
به نام خدا.
Packaging ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 8, 2004.
Integrated Circuits (ICs)
FUNDAMENTALS OF IC ASSEMBLY
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Chapter 14: Fundamentals of Microelectromechanical Systems
Electronics Manufacturing Processes Manufacture of Electronics Components Manufacture of Printed Circuit Boards (PCB’s) Assembly of components on PCB’s.
JEDEC Standards -Nicole Okamoto and Widah Saied
FUNDAMENTALS OF MULTICHIP PACKAGING
CSE241 VLSI Digital Circuits Winter 2003 Lecture 15: Packaging
© intec 2000 Packaging of parallel optical interconnects modules with on chip optical access François Marion / Julien Routin (LETI) Ronny Bockstaele /
FUNDAMENTALS OF SINGLE CHIP PACKAGING
Interconnection in IC Assembly
PCB design and fabrication Lin Zhong ELEC424, Fall 2010.
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
1 Research Objectives Develop non-contact, non-destructive, low cost, fast, accurate, high resolution and automated system for evaluating quality of solder.
Issues Driving Wafer-Level Technologies
General Semiconductor Packaging Process Flow
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Integrated Circuits packaging
The Role of Packaging in Microelectronics
IC packaging and Input - output signals
Chapter 2: Technologies for Electronics – Overview
Chip Carrier Package as an Alternative for Known Good Die
1 5 Packaging Intro Ken Gilleo PhD ET-Trends LLC 44%
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
General Semiconductor Packaging Process Flow
Status and outlook of the Medipix3 TSV project
Chapter 2: Technologies for Electronics – Overview
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
1/20 Passive components and circuits - CCP Lecture 13.
MEMS Packaging & Damping Mechanisms ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
1 8 MEMS Packaging Ken Gilleo PhD ET-Trends LLC 2 Packaging Classification 1.Package discrete MEMS device (non-WLP) 2.Partial WLP; pre-packaging; e.g.
1 9 MEMS Commercial Packages, Materials, and Equipment Ken Gilleo PhD ET-Trends LLC 84%
Comparison of various TSV technology
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Flip Chip Technology Kim Dong Hwan Microwave Device Term Project
What is MEMS Technology?. What is MEMS ? What is MEMS ? Micro Electro Mechanical Systems – micro scale dimensions (1mm = 1000 microns) – electrical and.
Surface Micromachining
Dual Chip Wafer Level CSP with Sintering Paste LGA
Interconnection in IC Assembly
Vibrationdata 1 Unit 32 Circuit Board Fatigue Response to Random Vibration.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
BALL GRID ARRAYS by KRISHNA TEJA KARIDI
PCB Design Overview Lecture 11
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Electronic Pack….. Chapter 2 Slide 1 Chapter 2: Technologies for Electronics - Overview.
IC packaging and Input - output signals
Infineon CoolIR2DieTM Power Module
Integrated Circuits.
Ultrastable Thin Film TiC Resistors for Space Applications
Innovative solutions for high density interconnections
Electronics Interconnection at NPL
Electronics Manufacturing Processes
Electronic and Ultrasonic Engineering Group
पी.सी.बी बोर्ड.
LPKF Laser Direct Structuring System
Interconnection in IC Assembly
Manufacturing Processes
Traditional methods of low-profile bulk storage consume valuable PCB space!
Presentation transcript:

MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים

 Wafer -> Chip  First Level Package : Chip- Scale-Packaging (Single or Multi-chip Module).  Second Level Package : PCB or Card.  Third Level Package : Mother Board Electronic Packaging Hierarchy

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Step 1: Wafer Dicing Step 2: Die Placement Step 3: Die Attach Step 4: Wire Bonding Step 5: Encapsulation/Molding Step 6: Lead Forming Step 7: Solder Bumping Step 8: Package Inspection Step 9: Package Test Step 10: Laser Marking Step 11: Singulation Step 12: Packing and Shipping Typical Packaging Flow - Electronics

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים

 Applications : air bag and rollover detection sensors for automotive applications.  Hermetically Sealing and Protection from : corrosion, moisture, and debris, contamination.  “Stress Free” Package  Wafer level packaging protection involves an extra fabrication process where the micro- machine wafer is bonded to a second wafer which has appropriate cavities etched into it. MEMS Packaging

MEMS - Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Functions of MEMS Packages: * Mechanical Support * Protection From Environment * Electrical Connection to Other System Components * Thermal Considerations

MEMS – Packaging (cont.) ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Types of MEMS Packages * Metal Packages * Ceramic Packages * Thin-Film Multilayer Packages * Plastic Packages

MEMS – Packaging (cont.) ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Package-to-MEMS Attachment: Die Attachment

MEMS – Packaging (cont.) ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Chip Scale Packaging * Flip Chip Controlled Collapse Chip Connection (C4) is an interconnect technology developed by IBM during the 1960s as an alternative to manual wire bonding. Often called "flip-chip," C4 attaches a chip with the circuitry facing the substrate. C4 uses solder bumps (C4 Bumps) deposited through a Bump Mask onto wettable chip pads that connect to matching wettable substrate pads (Figure 8- 4). MEMS technology initially may not use flip chip packaging but the drive toward miniaturization may necessitate its incorporation into future designs.

MEMS – Packaging (cont.) ד " ר דן סתר תכן וייצור התקנים מיקרומכניים * Flip Chip (cont.)

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים The primary advantage of C4 is its enabling characteristics. Specific advantages include:  Size and weight reduction  Applicability for existing chip designs  Increased I/0 capability  Performance enhancement  Increased production capability  Rework/chip replacement Key considerations include:  Additional wafer processing vs. wire bond  Supplemental design groundrules  Wafer probe complexity for array bump patterns  Unique thermal considerations

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים

Wire Bonding

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Tape Automated Bonding

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים BGA Package Ball Grid Array is a surface mount chip package that uses a grid of solder balls as its connectors. It is noted for its compact size, high lead count and low inductance, which allows lower voltages to be used. BGAs come in plastic and ceramic varieties. It essentially has evolved from the C4 technology whereas more I/Os can be utilized in the same area as in a peripherally leaded package (or chip). The CBGA and PBGA are not truly Chip Scale Packaging but the evolution to the  BGA has come out of the experience the industry has gained from the CBGA and PBGA packages.

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים BGA Package

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים  BGA Package The uBGA package is constructed utilizing a thin, flexible circuit tape for its substrate and low stress elastomer for die attachment. The die is mounted face down and its electrical pads are connected to the substrate in a method similar to TAB bonding. After bonding these leads to the die, the leads are encapsulated with an epoxy material for protection. Solder balls are attached to pads on the bottom of the substrate, in a rectangular matrix similar to other BGA packages. The backside of the die is exposed allowing heat sinking if required for thermal applications. Ball pitches available today are 0.50, 0.75, 0.80, and 1.0 mm. Other features and benefits include: 0.9 mm mounted height, excellent electrical and moisture performance, 63/37 Sn/Pb solder balls, and full in-house design services.

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים Solder Bumps

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים MCM (Multi-Chip-Modules)

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים

Chip-on-Flex (COF)

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים 3D - MCM

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים  Failure by Stiction and Wear.  Delamination.  Environmentally induce failures  Cyclic mechanical fatigue  Dampening Effect.  Packaging and development of testing methodologies. Typical MEMS Packaging Failure Modes

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים MEMS Packaging

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים WLP for MEMS Packaging

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים WLP for MEMS Packaging “Recent Development in WLP” - AMKOR “Wafer level “Hermetic” packaging for sensors / MEMS” - MOTOROLA

ד " ר דן סתר תכן וייצור התקנים מיקרומכניים MEMS – Some State of the Art Packaging Examples Solder Self Assembly Flip Chip Assembly MEMS Packaging Concepts Using Printing Techniques