Multiplexers Section 4.11-4.12. Topics Multiplexers – Definition – Examples – Verilog Modeling.

Slides:

Advertisements

Similar presentations

Digital System Design-II (CSEB312)

Advertisements

VERILOG: Synthesis - Combinational Logic Combination logic function can be expressed as: logic_output(t) = f(logic_inputs(t)) Rules Avoid technology dependent.

Verilog HDL -Introduction

Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering.

Verilog in transistor level using Microwind

//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Supplement on Verilog adder examples

Synchronous Sequential Logic

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

Combinational Logic.

Register Transfer Level

Verilog Modules for Common Digital Functions

CPEN Digital System Design

Table 7.1 Verilog Operators.

Hardware Description Language (HDL)

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

1 Pertemuan 9 Verilog HDL Matakuliah: H0362/Very Large Scale Integrated Circuits Tahun: 2005 Versi: versi/01.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

7-Segment LED Display DD: Section Mano: Section 3.10.

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

Verilog Sequential Circuits Ibrahim Korpeoglu. Verilog can be used to describe storage elements and sequential circuits as well. So far continuous assignment.

ECE 353 Computer Systems Lab I Verilog Hardware Description Language.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

4-to-1 Multiplexer: Module Instantiation Discussion D7.2 Example 5.

Generic Multiplexers: Parameters Discussion D7.5 Example 8.

Multiplexers Lecture L6.6v Section 6.2. Multiplexers A Digital Switch A 2-to-1 MUX A 4-to-1 MUX A Quad 2-to-1 MUX The Verilog if…else Statement TTL Multiplexer.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

More Examples Dataflow/Behavioral Modeling Section 4.12.

Encoder Section Outline Review: Sum of Products Encoder Priority Decoder Application of Priority Decoder.

Verilog Basics Nattha Jindapetch November Agenda Logic design review Verilog HDL basics LABs.

1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Combinational Circuits

ECE 2372 Modern Digital System Design

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

CS 3850 Lecture 3 The Verilog Language. 3.1 Lexical Conventions The lexical conventions are close to the programming language C++. Comments are designated.

Chapter 11: System Design Methodology Digital System Designs and Practices Using Verilog HDL and 2008, John Wiley11-1 Ders 8: FSM Gerçekleme ve.

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 3: Structural Modeling Spring 2009 W. Rhett.

C ONTINUOUS A SSIGNMENTS. C OMBINATIONAL L OGIC C IRCUITS each output of a Combinational Logic Circuit  A function of the inputs - Mapping functions.

Digital System 數位系統 Verilog HDL Ping-Liang Lai (賴秉樑)

ECE/CS 352 Digital System Fundamentals© 2001 C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapters 3 and 4: Verilog – Part 2 Charles R.

1 CSE-308 Digital System Design (DSD) N-W.F.P. University of Engineering & Technology, Peshawar.

Module 1.2 Introduction to Verilog

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Verilog Part 3 – Chapter.

Behavioral Modelling - 1. Verilog Behavioral Modelling Behavioral Models represent functionality of the digital hardware. It describes how the circuit.

Verilog A Hardware Description Language (HDL ) is a machine readable and human readable language for describing hardware. Verilog and VHDL are HDLs.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

Introduction to ASIC flow and Verilog HDL

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 4: Testing, Dataflow Modeling Spring 2009.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

Chapter1: Introduction Digital System Designs and Practices Using Verilog HDL and 2008~2010, John Wiley 1-1 Chapter 1: Introduction Prof. Ming-Bo.

LECTURE V TEST BENCHES. As your projects become more complex and multiple modules are employed, it will no longer be possible to simulate them as we did.

Digital System Design Verilog ® HDL Dataflow Modeling Maziar Goudarzi.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part4: Verilog – Part 2.

Verilog-HDL Reference: Verilog HDL: a guide to digital design and synthesis, Palnitkar, Samir Some of slides in this lecture are supported by Prof. An-Yeu.

1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.

Verilog Introduction Fall

Verilog-HDL-3 by Dr. Amin Danial Asham.

Hasib Hasan Ankit Baingane Edward Hanson

Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-I]

Basic Logic Gates and Truth Tables

Lesson 4 Synchronous Design Architectures: Data Path and High-level Synthesis (part two) Sept EE37E Adv. Digital Electronics.

Introduction to Digital IC Design

COE 202 Introduction to Verilog

Presentation transcript:

Multiplexers Section

Topics Multiplexers – Definition – Examples – Verilog Modeling

Definition A multiplexer (“mux” for short) has M data inputs and 1 output, and allows only one input to pass through that output. A set of additional inputs, known as select inputs, determines which input to pass through.

Railyard Switch (selector inputs) (output) (data inputs)

2-to-1 mux A 2-input mux is controlled by a single control line s. If s=0, y=a and y=b if s=1.

Implementation

Verilog Modeling Three Different Ways of Modeling a 2- to-1 MUX – Gate-level Modeling – Dataflow Modeling – Behavioral Modeling

Gate-Level Modeling sb A1 A2 O1 N1 Gate-level modeling uses instances of predefined/user-defined gates.

Module Template module module_name (,, ) endmodule Input, output wires reg Program Body

Choosing a Module Name module module_name (,, ) endmodule Input, output wires reg Program Body

Choosing a Module Name module module_name (,, ) endmodule Input, output wires reg Program Body sb A1 A2 O1 N1

Output of MUX21 sb A1 A2 O1 N1

Data Flow Modeling of MUX21 Data flow modeling of a combinational logic uses a number of operators that act on operands to produce desired results. The keyword assign is used frequently in the dataflow modeling.

Behavior Modeling of MUX21 Behavioral modeling represents the digital circuits at a functional and algorithmic level. It is used mostly to describe sequential circuits, but can also be used to describe combinational circuits. Behavioral description use the keyword always. The event control expression Specifies when the statements will execute. The target output statement must be of reg data type.