Douglas Fields, fVTX HDI Technical Review October 23, 2009 High Density Interconnect WBS 1.4.3 Douglas Fields University of New Mexico 1.

Slides:



Advertisements
Similar presentations
Detector module development for the CBM Silicon Tracking System Anton Lymanets for the CBM collaboration Universität Tübingen, Kiev Institute for Nuclear.
Advertisements

Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Thomas Jefferson National Accelerator Facility Page 1 CAM WBS STATUS WBS – Hall B STATUS September, 2012 L. Elouadrhiri.
The MAD chip: 4 channel preamplifier + discriminator.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
FVTX Wedge Assembly WBS to David Winter Columbia University FVTX Wedge Manager.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
LHC Beam Screen Heaters: System overview, consolidation needs and project planning 4 February TE-CRG/JCC (Beam Screen Heater Review) 1.
EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
High Density Interconnect (WBS 1.4.3) Extension Cables (WBS 1.4.4) Douglas Fields University of New Mexico Douglas Fields, FVTX DOE Review November 17,
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Gerd J. Kunde - LANL1 The FVTX Technology  Outline Overall Picture Silicon Detector –Geometry, Layout, Process Readout Chip –FNAL Chips, New Chip PHX.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
Columbia University IN THE CITY OF NEW YORK ROC3' / preproduction ROC Design Status E.J. Mannel StriPixel Review October 1, 2008.
FVTX Review Nov FVTX Review Homeworks. FVTX Review Nov When is Project Complete; how will it be determined?
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
, T. Tischler, CBM Collaboration Meeting, Split Status MVD Demonstrator: System Integration T.Tischler, S. Amar-Youcef, M. Deveaux, D. Doering,
FVTX Review, November 16th, FVTX Mechanical Status : Walter Sondheim - LANL Mechanical Project Engineer; VTX & FVTX.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
1 FVTX Detector Assembly Stephen Pate New Mexico State University (FVTX Assembly Management WBS 1.7) Stephen Pate, NMSU – FVTX Review – 17-Nov-2010.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
03/12/07 Jon S Kapustinsky LANL Jon S Kapustinsky, LANL Forward Vertex Detector Collaboration Meeting UNM, March 12, 2007 Outline: FVTX Overall Description.
1 ATF2 Q BPM electronics Specification (Y. Honda, ) Design System –Hardware layout –Software –Calibration Testing Production schedule ATF2 electronics.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
The Inclusive (Measurement ) FVTX aka iFVTX sponsored by LANL-DR in FY ‘06-08 FPIX Chip Module/Hybrid Testcard Pixel Plane Assembly/Integration.
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
FVTX Review, November 17th, FVTX Mechanical Status: WBS 1.6 Walter Sondheim - LANL Mechanical Project Engineer; VTX & FVTX.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
FVTX Wedge Assembly WBS , , , , , David Winter Columbia University FVTX Wedge Manager.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
1 FVTX Monthly/Quarterly Report January 2009 Cost Summary Schedule Summary Current technical status of each WBS item.
FVTX Wedge Assembly WBS to David Winter Columbia University FVTX Wedge Manager.
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
March 25, FVTX Monthly/Quarterly Report June, 2009 Technical Status, Cost & Schedule Melynda Brooks, LANL.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
1 FVTX Quarterly/Monthly Report July 2008 Melynda Brooks, Dave Lee.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
Detector building Notes of our discussion
Calorimeter Mu2e Development electronics Front-end Review
Presentation transcript:

Douglas Fields, fVTX HDI Technical Review October 23, 2009 High Density Interconnect WBS Douglas Fields University of New Mexico 1

Talk Outline Prototype Overview –Design –Tests –Issues –Re-Design Production, Q/A Plans Summary Cost and Schedule Summary Technical Douglas Fields, fVTX HDI Technical Review October 23, WBS 1.4.3

Douglas Fields, fVTX HDI Technical Review October 23, 2009 fVTX Prototype HDI Wedge Assembly (Nov. 08) High Density Interconnect (HDI) – kapton flat cable to supply bias to sensor and power to FPHX chips, and transfer data from the chips to the read-out electronics –~440μm thick –7 copper planes, 6 Kapton films –Thickness/Rad length = HDI 3 HDI trace count 2 R/O lines x LVDS pair x 26 chips Ω impedance 4 Download and Reset lines 4100 Ω impedance 2 Clocks x LVDS pair 4100 Ω impedance 1 Calibration line 150 Ω impedance 113 WBS 1.4.3

Douglas Fields, fVTX HDI Technical Review October 23, 2009 fVTX Prototype HDI Stackup 4 WBS Original Prototype Production

Douglas Fields, fVTX HDI Technical Review October 23, 2009 fVTX Prototype HDI Layer Thickness and Radiation Thickness 5 WBS Radiation lengths (cm) ofcopper:1.43kapton:28.6epoxy:44.37 Layers: #of layers fraction of layers thickness (  m) R_L thickness (  m) ProductionImp target Ref plane (layer) top covercoat copper SE2 kapton epoxy copper kapton epoxy copper DIFF2,4 kapton copper epoxy kapton copper DIFF2,4 epoxy kapton copper epoxy kapton copper SE6 bottom covercoat Total thickness (  m) of HDI: (Total thickness)/(Radiation length):

Douglas Fields, fVTX HDI Technical Review October 23, WBS fVTX Prototype HDI Layout Sensor Connectors FPHXs

Douglas Fields, fVTX HDI Technical Review October 23, 2009 WBS Layer 1 Vias to internal and bottom layers Calibration line Sensor bias Calibration fVTX Prototype HDI Layout

Douglas Fields, fVTX HDI Technical Review October 23, 2009 WBS Layer 3 Read-out LVDS lines (partial) fVTX Prototype HDI Layout

Douglas Fields, fVTX HDI Technical Review October 23, 2009 WBS Layer 5 Clocks and control Remaining read-out LVDS fVTX Prototype HDI Layout

Douglas Fields, fVTX HDI Technical Review October 23, 2009 WBS Layer 7 Filtering and termination, passive components fVTX Prototype HDI Layout

Douglas Fields, fVTX HDI Technical Review October 23, 2009 WBS Sensor HDI ground plane FPHX R/O chips Noise canceling digital supply loops Bypass cap to sensor backplane Noise canceling input signal loops fVTX HDI Prototype Power Filtering Concept

Douglas Fields, fVTX HDI Technical Review October 23, All components except connectors on back side Connectors and HV caps now in hand for prototypes WBS fVTX Prototype HDI Components

Douglas Fields, fVTX HDI Technical Review October 23, fVTX Prototype HDI Realization (PCB HDI also)

Douglas Fields, fVTX HDI Technical Review October 23, chip calibration with 1024 amplitude settings Longest strip fVTX Prototype HDI Calibration

Douglas Fields, fVTX HDI Technical Review October 23, 2009 In this mode we ran with All the channels enabled Threshold set to keep noise level reasonably small Pulser is off Data taking runs in continuous triggerless fashion, every hit over the threshold is being outputted Response to Sr 90 5cm over the sensor 15 fVTX Prototype HDI Data Taking with Source

Kapton HDI with 15 chips had been tested in calibration mode with following parameters  Beam clock was varied in a range of 4/5, 4.5/5, 5.5/5, 6/5 of the original  No problems at 4/5, 4.5/5 settings  One data line is lost at 5.5/5 = MHz  Swamped with data at 6/5 = 12 MHz This means that HDI design has at least 10% safety factor in terms of the read clock frequency (ROC FPGA design may already be a limiting factor in this case) 16Douglas Fields, fVTX HDI Technical Review October 23, 2009 fVTX Prototype HDI HDI Stress Tests

Additional tests included  Checking the edge of the Reset w.r.t the BCO clock edge (need to be issued on rising edge)  Checking the effect of the phase of the read clock w.r.t the beam clock (found no effect)  Check the response to the long pulse train with the predefined spacing (1,000,000,002(4) hits from every chip for 1 Mil pulses issued) Collected a lot of data with Sr 90 source as well as cosmic muons 17Douglas Fields, fVTX HDI Technical Review October 23, 2009 fVTX Prototype HDI HDI Stress Tests cont’d

Douglas Fields, fVTX HDI Technical Review October 23, fVTX Prototype HDI HDI Tests Bench HDI + Sensor + FPHX chips (15) tested with PCB interconnect and iFVTX ROC. No particularly great care taken to shield from noise, etc. Are currently working to implement a trigger for cosmics using scintillators and PMTs.

Douglas Fields, fVTX HDI Technical Review October 23, Clock signal Integrity is adequate More sophisticated termination of multi-drop clock line may improve performance due to reflections Specification of clock entering wedge important to achieving performance Via change on HDI had significant effect WBS Clock out of connector Clock out of last FPHX fVTX Prototype HDI Simulations of Clock Integrity

Douglas Fields, fVTX HDI Technical Review October 23, Clock signal Integrity is adequate WBS MHz Clock out of last FPHX 450mV out of 700mV fVTX Prototype HDI Measurements of Clock Integrity

Douglas Fields, fVTX HDI Technical Review October 23, HDI bent with a jig, heated with a hot-air gun. Temperature and duration of heating not well specified. Tested by connecting all wire-bond pads (with graphite) and putting some potential on them. Then connected to an automatic switch controlled by LabView WBS fVTX Prototype HDI Bend Testing

Douglas Fields, fVTX HDI Technical Review October 23, Via diameters were initial specified at 50 microns with 150 micron pads Because the boards became thicker, vias had to be increased to 70 microns with 200 micron pads. Some concern about the coverlay between adjacent pads on top surface (especially between connector pads)) No coverlay needed between pads Generally, the design is pushing the technology a bit, but within reasonable proximity to production capabilities. Might have an impact on yield. WBS fVTX Prototype HDI Initial Manufacturability Concerns

Douglas Fields, fVTX HDI Technical Review October 23, Bend radius With thicker HDI, bend radius may have to increase, or bend may have to be done by vendor) Heat transfer With thicker HDI, we will need to test heat transfer from FPHX through the HDI to the cooling plate (carbon backplane). Clock integrity Initial simulations showed marginal performance of the clock signals to the far end of the HDI, however, this assumed a 30cm interconnect with the same impedance/resistance as the HDI. This can be improved. WBS fVTX Prototype HDI Initial Manufacturability Concerns

Douglas Fields, fVTX HDI Technical Review October 23, Kapton HDI Design Changes Change FPHX-->HDI bond pattern to match latest FPHX design bond pattern, and make associated schematics changes. Need bond pads for sensor bias ring. ChipID should be numbered 1-13 on each side rather than 1-26 for module. xShould revisit usage of vias in design, possibly other ways to improve manufacturability. xAny design changes to help heat dissipation? Need screw hole at bottom of HDI. xShould round edges around bottom tab. Different scheme for bias connection. Holes in middle of HDI! WBS fVTX Prototype HDI Post Manufacturability Concerns

Douglas Fields, fVTX HDI Technical Review October 23, Holes in middle of HDI! Were told that these were to vent trapped gases. Had no pull back from bias and ground planes! Created shorts between power, bias and ground planes Only could get bias on one HDI… WBS fVTX HDI Prototype Post Manufacturability Concerns

Douglas Fields, fVTX HDI Technical Review October 23, WBS fVTX Production HDI Design

Douglas Fields, fVTX HDI Technical Review October 23, WBS fVTX HDI Production Design

Cartridge Heaters 1/8’’ x 1.5’’ HDI Thermocouples Dual-Zone Controller HDI will be held in place with a rectangular frame (not shown). Its open from both sides so that the components stay cooler with air circulation. To bend the HDI in other directions, we just place the HDI on this side, and reverse the upper heater. The same frame will hold the HDI on this side. WBS fVTX Prototype HDI New HDI Bending Jig and Heating System

Douglas Fields, fVTX HDI Technical Review October 23, 2009 QA HDI Manufacturer inspection Complete (bare-board) electrical test Visual inspection after SMT placement Electronic tests Continuity LCR response 29 UNM inspection Look for shorts and opens after SMT placement (some rework is possible) Inspect bond pad quality Alignment fiducial metrology Bench test facilities exist at UNM, Columbia and LANL Tests will be performed by technicians and students with oversight by UNM WBS 1.4.3

HDI design, production and testing HDI design, preliminary design complete UNM HDI (small version) design (Jan. ‘09) Procure prototype HDI (Under way) Test prototypes (Jan. – Sep. ‘09) Redesign (Oct. ’09) Procure second prototype (Jan. ’10) Test second prototype (Jan. – Feb. ‘10) 1.4.4HDI-ROC interconnect design (begin Oct. ‘09) Procure production run (Feb. ‘10) Test production HDI (Jan. ‘10 - ) Douglas Fields, fVTX HDI Technical Review October 23, WBS 1.4.3

Douglas Fields, fVTX HDI Technical Review October 23, 2009 Summary 31 WBS First prototype design, testing and re-design is complete. The design has been demonstrated to work. Schedule for HDI production has slipped, but no technical roadblocks. Will soon have “first article” in hand as a second prototype, can test quickly and procure remaining production quantity quickly.