Exploiting Architecture For Verification Dave Whipp.

Slides:



Advertisements
Similar presentations
SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.
Advertisements

Verifying Performance of a HDL design block
Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.
1 General-Purpose Languages, High-Level Synthesis John Sanguinetti High-Level Modeling.
April 30, A New Tool for Designer-Level Verification: From Concept to Reality April 30, 2014 Ziv Nevo IBM Haifa Research Lab.
ES Seminar1 Communicating Transaction Processes P.S. Thiagarajan National University of Singapore Joint Work with: Abhik Roychoudhury; ……
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Making a Simple, Structured and Efficient Testbench Step-by-step
- Verifying “Golden” reused IPs The Evil’s in the Edits William C Wallace Texas Instruments Nitin Jayaram Texas Instruments Nitin Mhaske Atrenta Inc Vijay.
by Adiel Khan Staff CAE Synopsys
February 28 – March 3, 2011 Stepwise Refinement and Reuse: The Key to ESL Ashok B. Mehta Senior Manager (DTP/SJDMP) TSMC Technology, Inc. Mark Glasser.
Presented by: Omer Shaked Beeri Schreiber Serial Peripheral Interface Final Project Presentation Supervised by: Tal Yahav Leon Polishuk.
1 Speed, Drunkenness, and the Wall Does High Level Design/ESL Make Sense? Kris Konigsfeld Sr. Principal Engineer Oregon CPU Architecture Intel Corporation.
Universal Verification Methodology (UVM) Benefits Mustafa Khairallah Boost Valley Boost Valley Consulting 1.
Stop Writing Assertions! Efficient Verification Methodology Dave Whipp – DVClub SV, August 2008.
Usage of System C Marco Steffan Overview Standard Existing Tools Companies using SystemC.
Design For Verification Synopsys Inc, April 2003.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Partial Order Reduction for Scalable Testing of SystemC TLM Designs Sudipta Kundu, University of California, San Diego Malay Ganai, NEC Laboratories America.
Verification of Configurable Processor Cores Marines Puig-Medina, Gulbin Ezer, Pavlos Konas Design Automation Conference, 2000 Page(s): 426~431 presenter:
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
Methods to Differentiate Mil/Aero Solutions Using FPGAs BOF session W – Focus on verification Dan Gardner Final MAPLD BOF Presentation.
© 2010 Mentor Graphics Corp. Company Confidential Requirements-Driven Design from Concept to Implementation to Compliance Abstract As electronic.
VerificationTechniques for Macro Blocks (IP) Overview Inspection as Verification Adversarial Testing Testbench Design Timing Verification.
Formal Techniques for Verification Using SystemC By Nasir Mahmood.
Presenter : Cheng-Ta Wu Vijay D’silva, S. Ramesh Indian Institute of Technology Bombay Arcot Sowmya University of New South Wales, Sydney.
Simulation Management. Pass or Fail? Managing Simulations Regression Behavioral Models.
A holistic Pre-to-Post solution for Post-Si validation of SoC’s Yael Abarbanel Eli Singerman
1CADENCE DESIGN SYSTEMS, INC. Cadence Proposed Transaction Level Interface Enhancements for SCE-MI SEPTEMBER 11, 2003.
Transaction Assertions in an Interface Definition Language Dave Whipp – DesignCon 2008.
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
Some Course Info Jean-Michel Chabloz. Main idea This is a course on writing efficient testbenches Very lab-centric course: –You are supposed to learn.
Copyright © 2002 Qualis Design Corporation Industry and Textbook Overview Qualis Design Corporation PO Box 4444 Beaverton, Oregon USA Phone:
Using Formal Verification to Exhaustively Verify SoC Assemblies by Mark Handover Kenny Ranerup Applications Engineer ASIC Consultant Mentor Graphics Corp.
1 H ardware D escription L anguages Modeling Digital Systems.
1 Extending FPGA Verification Through The PLI Charles Howard Senior Research Engineer Southwest Research Institute San Antonio, Texas (210)
System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.
Reporter: PCLee. Although assertions are a great tool for aiding debugging in the design and implementation verification stages, their use.
ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.
Robust Low Power VLSI ECE 7502 S2015 Evaluation of Coverage-Driven Random Verification ECE 7502 – Project Presentation Qing Qin 04/23/2015.
1 Hybrid-Formal Coverage Convergence Dan Benua Synopsys Verification Group January 18, 2010.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
1. CAD Challenges for Leading-Edge Multimedia Designs Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion.
Boost Verification Results by Bridging the Hw/Sw Testbench Gap by Matthew Ballance Verification Technologist Mentor Graphics.
© 2006 Synopsys, Inc. (1) CONFIDENTIAL Simulation and Formal Verification: What is the Synergy? Carl Pixley Disclaimer: These opinions are mine alone and.
Verification Environment Architecture Sergey Nemanov December 21, 2005 Verification Leadership Seminar.
Memory Subsystem verification – Can it be taken for granted ?
ICS 216 Embedded Systems Validation and Test Instructor: Professor Ian G. Harris Department of Computer Science University of California Irvine.
1 Extending FPGA Verification Through The PLI Charles Howard Senior Research Engineer Southwest Research Institute San Antonio, Texas (210)
Traceability: From Transactions to RTL Dave Whipp.
Macro Verification Guidelines Chapter 7.. Chap 7. Macro Verification Guidelines The goal of macro verification The macro is 100 percent correct in its.
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Presented on: Project initiation: NOV 2014.
Way beyond fast © 2002 Axis Systems, Inc. CONFIDENTIAL Axis Common Transaction Interface (CTI) Architecture Highlights 9/11/2003 Ching-Ping Chou Axis Systems,
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
Non-Determinism In C and RTL Models ICCAD 2006 – Ira Chayut, Verification Architect.
Chapter 11 System-Level Verification Issues. The Importance of Verification Verifying at the system level is the last opportunity to find errors before.
Architecture optimization and design verification of the Timepix3 and the Velopix pixel ASICs Tuomas Poikela (TUCS/CERN) SV/UVM Mini workshop.
Problem: design complexity advances in a pace that far exceeds the pace in which verification technology advances. More accurately: (verification complexity)
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
Levels of Verification Figure 2.2 p 37 Verification is applied at all different abstraction levels Mostly bottom up, some top down.
Lecture 9: Testbench and Division
IP – Based Design Methodology
February 25-28, 2013 DoubleTree, San Jose
DESIGN FOR VERIFICATION
Verification Reuse Simple (relatively) reuse: Difficult reuse
SystemVerilog for Verification
Lecture 9: Testbench and Division
Digital Design Verification
by Neyaz Khan Senior PMTS Maxim Integrated Products
Presentation transcript:

Exploiting Architecture For Verification Dave Whipp

Architecture For Verification Simplify the Design –Reduce corner cases –Decoupled State Machines –Focus Complexity on Performance Tradeoff Performance Vs Schedule Provide Verification-Friendly Work Products –Models –Test benches –Tests

A HW Development Flow Big Paper Spec Design Verification RTL Testbench Checkers Tests Scoreboard Assertions C Model Synthesis Directed Randoms BFMs, TLMs Clocks, Resets Assertions ISS Model Coverage Debug (BAD)

A HW Development Flow Big Paper Spec Design Verification RTL Testbench Checkers Tests Scoreboard Assertions C Model Synthesis Directed Randoms BFMs, TLMs Clocks, Resets Assertions ISS Model Coverage Debug (BAD)

A HW Development Flow (Better) RTL Scoreboards Synthesis Randoms Clocks, Resets Design Verification Testbench Small Paper Spec ISS ModelESL C Model Interfaces Assertions Directed Tests BFMs TLMs Validation Assertions Triage Debug Coverage

What Type of Model? AEBCDFG D G A BEBE CFCF How do we model that these are equivalent? ISS: TLM:

Exploitation of Executable Models Product Development –Enable SW development –Validate the Architecture Verification Bootstrapping –Validate Tests –Functional Checkers –Validate Assertions –Architectural Coverage

Design Verification Testbenches Transaction Producer Scenario Generator Coverage Model DUT Transaction Consumer Scenario Checker BFM UTF model

Architectural Validation Testbenches Transaction Producer Scenario Generator Coverage Model UTF model Transaction Consumer Scenario Checker

How To Reuse Architectural Tests Architectural Micro Architectural

Architectural Bringup Tests Architectural Micro Architectural

Micro-architectural Directed Tests Architectural Micro Architectural

Micro-architectural Directed Tests Shallow Features Deep Interactions

Constrained Random Tests Shallow Features Deep Interactions

Random Directed Tests Shallow Features Deep Interactions

Testing using Graphs Shape Line Triangle Solid Stipple Short Fat Long Skinny Filled Outline Aspect Body Dashed

Micro-Architectural Tests AddressCacheable Page Evict dirty Evict about-to- be-needed Reuse New No Yes

Conclusion Architects must create Executable Representations –Validated by Architects –Reused by Verifiers Not Just Models –Testbenches and VIP –Self-Checking Tests (Directed Random) Traditional Models serve Multiple Roles –Checkers –Assertions –Coverage