Topics in Internet Research: Project Scope Mehreen Alam 04030053.

Slides:



Advertisements
Similar presentations
Ch. 12 Routing in Switched Networks Routing in Packet Switched Networks Routing Algorithm Requirements –Correctness –Simplicity –Robustness--the.
Advertisements

1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Quality of Service Requirements
Lecture 12. Emulating the Output Queue So far we have shown that it is possible to obtain the same throughput with input queueing as with output queueing.
1 “Multiplexing Live Video Streams & Voice with Data over a High Capacity Packet Switched Wireless Network” Spyros Psychis, Polychronis Koutsakis and Michael.
Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Towards Simple, High-performance Input-Queued Switch Schedulers Devavrat Shah Stanford University Berkeley, Dec 5 Joint work with Paolo Giaccone and Balaji.
Worst-case Fair Weighted Fair Queueing (WF²Q) by Jon C.R. Bennett & Hui Zhang Presented by Vitali Greenberg.
Algorithm Orals Algorithm Qualifying Examination Orals Achieving 100% Throughput in IQ/CIOQ Switches using Maximum Size and Maximal Matching Algorithms.
Making Parallel Packet Switches Practical Sundar Iyer, Nick McKeown Departments of Electrical Engineering & Computer Science,
CS 268: Lecture 15/16 (Packet Scheduling) Ion Stoica April 8/10, 2002.
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
CS 268: Router Design Ion Stoica March 1, 2004.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
Performance Analysis and Evaluation of WiMedia UWB MAC protocols Masters Thesis Proposal Rukhsana Ruby University of Victoria.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Input-Queued.
1 ENTS689L: Packet Processing and Switching Buffer-less Switch Fabric Architectures Buffer-less Switch Fabric Architectures Vahid Tabatabaee Fall 2006.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion MSM.
The Crosspoint Queued Switch Yossi Kanizo (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) and David Hay (Politecnico di Torino, Italy)
1 Internet Routers Stochastics Network Seminar February 22 nd 2002 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
EE 122: Router Design Kevin Lai September 25, 2002.
CS 268: Lecture 12 (Router Design) Ion Stoica March 18, 2002.
Computer Networking Lecture 17 – Queue Management As usual: Thanks to Srini Seshan and Dave Anderson.
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
1 Netcomm 2005 Communication Networks Recitation 5.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
Distributed Scheduling Algorithms for Switching Systems Shunyuan Ye, Yanming Shen, Shivendra Panwar
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Computer Networks Switching Professor Hui Zhang
Packet Scheduling From Ion Stoica. 2 Packet Scheduling  Decide when and what packet to send on output link -Usually implemented at output interface 1.
Load Balanced Birkhoff-von Neumann Switches
Providing Delay Guarantees in Bluetooth Rachid Ait Yaiz and Geert Heijenk International Conference on Distributed Computing Systems Workshops (ICDCSW’03)
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
High Speed Stable Packet Switches Shivendra S. Panwar Joint work with: Yihan Li, Yanming Shen and H. Jonathan Chao New York State Center for Advanced Technology.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
Enabling Class of Service for CIOQ Switches with Maximal Weighted Algorithms Thursday, October 08, 2015 Feng Wang Siu Hong Yuen.
Summary of switching theory Balaji Prabhakar Stanford University.
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
Abtin Keshavarzian Yashar Ganjali Department of Electrical Engineering Stanford University June 5, 2002 Cell Switching vs. Packet Switching EE384Y: Packet.
1 Performance Guarantees for Internet Routers ISL Affiliates Meeting April 4 th 2002 Nick McKeown Professor of Electrical Engineering and Computer Science,
Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.
Winter 2006EE384x1 EE384x: Packet Switch Architectures I a) Delay Guarantees with Parallel Shared Memory b) Summary of Deterministic Analysis Nick McKeown.
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
T. S. Eugene Ngeugeneng at cs.rice.edu Rice University1 COMP/ELEC 429 Introduction to Computer Networks Lecture 18: Quality of Service Slides used with.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Content caching and scheduling in wireless networks with elastic and inelastic traffic Group-VI 09CS CS CS30020 Performance Modelling in Computer.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Queueing in switched networks Damon Wischik, UCL thanks to Devavrat Shah, MIT TexPoint fonts used in EMF. Read the TexPoint manual before you delete this.
Improving Matching algorithms for IQ switches Abhishek Das John J Kim.
Reduced Rate Switching in Optical Routers using Prediction Ritesh K. Madan, Yang Jiao EE384Y Course Project.
Virtual-Channel Flow Control William J. Dally
Input buffered switches (1)
Courtesy Piggybacking: Supporting Differentiated Services in Multihop Mobile Ad Hoc Networks Wei LiuXiang Chen Yuguang Fang WING Dept. of ECE University.
-1/16- Maximum Battery Life Routing to Support Ubiquitous Mobile Computing in Wireless Ad Hoc Networks C.-K. Toh, Georgia Institute of Technology IEEE.
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai.
scheduling for local-area networks”
Balaji Prabhakar Departments of EE and CS Stanford University
CS 268: Router Design Ion Stoica February 27, 2003.
Packet Forwarding.
CPU Scheduling G.Anuradha
Switching Techniques.
Stability Analysis of MNCM Class of Algorithms and two more problems !
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Balaji Prabhakar Departments of EE and CS Stanford University
EE384Y: Packet Switch Architectures II
Presentation transcript:

Topics in Internet Research: Project Scope Mehreen Alam

Contents  Objective  Issues  Cell Switching From Cell to Packet Switching  Packet Switching  Facts to Study

Objective  Study and do throughput analysis of cell based and packet based switches, in terms of the scheduling algorithm and the switch architecture.

Issues Packet vs. Cell switching Delays – packet delays & average finite delays throughput Speed up traffic pattern  admissible, uniform, distributions, law of large numbers, efficiency, stability algorithms  Matching (maximal, maximum)  scheduling simplicity and practical feasibility Complexity (time, space and cost) hardware implementation performance evaluation

Cell Switching  Packets Have variable lengths - are divided into cells of unit length Switch operates on variable-size data units at their interfaces, but internally operating on cells  Each Packet given deadline by which it must traverse the switch  Successful Packet if the sequence of cells comprising it is contiguously transmitted out of the switch before the packet’s deadline expires  Retry for unsuccessful packets transmission may be preempted and restarted from the beginning later.

Cell Switching  To Study Scheduling Policy - decides at each time step which packets to serve  use competitive analysis to measure the performance of the following scheduling policies with goals to maximize  the total number of successfully transmitted packets  the total value of successfully transmitted packets (priority) pseudo-packet switching  Proof Maximum throughput by IQ is identical to that achievable with CIOQ cell switches. By simulation – IQ have performance advantages OQ

From Cell to Packet Switching  Main problem in the IQ switches scheduling In real traffic dividing the variable packets into cells at the input side of the switch and then re-assembling these cells into packets on the output side achieve it.  Downside bandwidth is lost as division of a packet may generate incomplete cells additional overhead of segmentation and reassembling cells into packet  Solution Send variable length packets  …….. Packet Switching

Packet Switching  Do packet scheduling in units of arriving packet sizes, and non-preemptive fashion  Study how packet Scheduling is Stable for any admissible Bernoulli iid. arrival traffic using a simple modification of Maximum Weight Matching (MWM) algorithm, like cell-based MWM Extended to general re-generative traffic model instead of just admissible traffic A scenario where packet based MWM is unstable  But has admissible traffic pattern for any work-conserving (that is maximal type) scheduling algorithm …. A new proposed waiting” MWM algorithm - stable for any admissible traffic using fluid limit technique

Facts to Study  Maximum throughput by IQ packet is identical to that achievable with CIOQ cell switches  For packet switches IQ have performance advantages OQ  Stability of modified maximum weight matching for packet based switches admissible traffic general admissible arrival traffic general re-generative traffic model  The Unstable scenario for packet based MWM

Q & A