Trigger Tests Patrick Robbe, LAL Orsay, 8 Feb 2012.

Slides:



Advertisements
Similar presentations
ATF2: Status Update Glenn Christian (on behalf of FONT group) 10 th ATF Project Meeting.
Advertisements

Trigger Validation Board PVSS panels tutorial 1. TVB components 2 FPGA controls :  FPGA HCAL hadron trigger  FPGA EPPI electron, photon, pi0, Global.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Configuring a PC. Installing the Mother board To Install the Mother board, fit it into the computer casing. You will then need to Insert 24 pin ATX power.
Yu. Guz 18/12/20061 HCAL commissioning: status and plans Yu. Guz, IHEP, Protvino Outline 1. current status of HCAL a)CW+PM b)signal cables c)LED monitoring.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Status Report Atsushi Nukariya. FPGA training course ・ I solved 15 problems which are proposed by Uchida-san. ・ I used above circuit board. FPGA.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
1 Status of the calorimeter PMT’s time alignment LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Introduction Development status of the PMT time.
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester June 17, 2013.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Dec. 19, 2006TELL1 commissioning for Calorimeters 1 TELL1 commissioning for calorimeters ■ Reminder ■ TELL1 status ■ ECS for TELL1- PVSS panels ■ Firmware.
Laurent Locatelli LHCb CERN Calo commissioning meeting 16th April 2008 Trigger Validation Board PVSS control status 1.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.
Copyright 2003 The McGraw-Hill Companies, Inc CHAPTER The System Unit computing ESSENTIALS    
Testing of Latch-TDC Da-Shung Su Jia-Ye Chen, Hsi-Hung Yao, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2011/07/13.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
22/11/2005A. Blas1 DSP Board data bus timing There are two types of data transfer within the DSP board: Lead by the DSP Lead by the VME master. A dedicated.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 Yu. Guz HCAL status 22/06/ Yu. Guz HCAL 137 Cs calibration The 3 rd run in 2011 was performed at the technical stop, May-09. Two source passages,
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.
1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
PS VFE & PS/SPD FE Electronics Status and Plans 16 January 2008 LPC Clermont.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
1 LHCb CALO commissioning meeting Anatoli Konoplyannikov /ITEP/ XCAL commissioning with LED Outline Scan data collected on HCAL and ECAL during.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
Integration and commissioning of the Pile-Up VETO.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
S.MonteilPS/SPD COMMISSIONING1 OUTLINE 1)STATUS SUMMARY. 2)PLANS AND OPERATIONS FOR THE NEXT MONTH. 3)CONCLUSION. COMMISSIONING MEETING – NOVEMBER 2007.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
M.N Minard Trigger Validation Board Status Cyril Drancourt, Pierre-Yves David,Victor Coco, M.N Minard - Production status - TVB tests on Cryo side.
Understanding Readout Issues with the Pilot System October Fpix Upgrade Meeting Bora Akgün Will Johns Karl Ecklund Helmut Steininger Jordan Tucker.
S.MonteilPS/SPD COMMISSIONING1 OUTLINE 1)PROGRESS REPORT. 2)PLANS. 3)CONCLUSION. COMMISSIONING MEETING – JUNE 2008.
PCIe40 — a Tell40 implementation on PCIexpress Beat Jost DAQ Mini Workshop 27 May 2013.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.
1 ECS CALO LED Control System CALO Piquet Training Session Anatoli Konoplyannikov /ITEP/ Outline  Introduction  Calorimeter ECS LED monitoring.
K. Grogg University of Wisconsin RCT shift report 8 – 15 October 2008 K. Grogg Next shifter: C. Lazaridis 17 March RCT shift report.
Calorimeter CROC PRR CERN Calorimeter ReadOut Card PRR Tests of the CROC Calo CROC PRR – Tuesday 19 December 06.
Vanderbilt University Toshiba IR Test Apparatus Project Final Design Review Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
Calorimeter Cosmics Patrick Robbe, LAL Orsay & CERN, 20 Feb 2008 Olivier, Stephane, Regis, Herve, Anatoly, Stephane, Valentin, Eric, Patrick.
1 L0Calo ECS. 2 Introduction L0Calo consists in several boards: –In the cavern: Front-End Boards, Trigger Validation Boards and SPD Multiplicity Boards.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
13 June 2006 R. Bonnefoy, C. Carloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M.-L. Mercier, S. Monteil, P. Perret LPC Clermont PS Front-End Electronics.
M.N Minard Trigger Validation Board Tests and Implantation Cyril Drancourt, Pierre-Yves David,Victor Coco, Thomas Chouvion,M.N Minard - Production status.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Relative crate phase measurement Olivier Deschamps Jacques Lefrançois Frédéric Machefert Stéphane T'Jampens Frédéric Machefert – Calorimeter Meeting.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Initial check-out of Pulsar prototypes
Jimin Kim Thinh Nguyen Sen Mao
SEABAS/EUTelescope Integration Idea
LHCb calorimeter main features
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
Presentation transcript:

Trigger Tests Patrick Robbe, LAL Orsay, 8 Feb 2012

Reminder Low rate errors seen in the hadron trigger, from time to time, usually after powering on/off a crate, and solved by re-plugging the cable (in a different connector or even in the same one) Reason not understood, very small effect on data but annoying for the automatic monitoring of the L0CALO. Problem is located in the 15.5 m ethernet cable between the HCAL FEBs and the TVB (in the ECAL crates). These cables transfer serialized trigger data (21 data bits on 3 pairs + 1 clock on the 4th pair) 2

Tests Cyril Drancourt designed small cards to understand the origin of the problem, these cards are inserted between the boards and the cable: – Attenuation board: attenuate the signal by 1, 2 or 3 dB, – Dephasing board: delay the clock or one data pair by 1ns compared to the other pairs, – Amplification board: increase the signal levels Two types of test: – ECS (CAT), consisting in sending from the FEB RAM known patterns that are read in the Spy memory of the TVB. Allowed delay ranges of the delay chip used to sample the data at the input of the TVB FPGA are scanned (after deserialization). – DAQ, consisting in using LED flashes in the HCAL and in using the L0CALO/CALO monitoring software to detect errors. 3

Tests (scans) 18 Feb with Marie-Noelle and Cyril, using TVB 9 (A-side, crate 19, right slot, connector 1) and a cable which gave problem in the past. 4 Delay (0 to 24 ns) Rising edge Falling edge Reference -1 dB Nb: the test cards induce some delay -2 dB -3 dB Ampli Data + 1ns Clock + 1ns

Tests (DAQ) Except the test where one data pair is delayed by 1ns, all tests have a large enough working range. Tested with DAQ the -3dB attenuation, and we observed no error during several hours. (However, we observed errors during the first attempts, they disappeared after unplugging/plugging the cable) Pb in the connector itself ? The attenuator is still in the cavern, and plugged. 5

Spare Cables We tested also a possible spare cable (we now have only one 15.5m spare cable): LEONI MegaLine G (skew of 3ns/100 m) The scan with CAT worked fine: I would like to install this cable in « parasitic mode » (ie using free connections that will not disturb the trigger) to test it for a longer time. 6 Delay (0 to 24 ns) Rising edge Falling edge Reference New cable

Conclusions No evidence of problem because of weak signal levels in trigger cables. Problem with connectors ? Perhaps have a dedicated test for that (plugging/unplugging) Continue tests with spare cable candidate to be sure it will work correctly for us. 7