1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products www.conduant.com.

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

Progress With iBOBs at Jodrell Bits & Bytes Meeting, JBO, th Dec 2007 Jonathan Hargreaves Electronic Engineer, Jodrell Bank Observatory.
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Berlin – November 10th, 2011 NetFPGA Programmable Networking for High-Speed Network Prototypes, Research and Teaching Presented by: Andrew W. Moore (University.
SOM-4463 B1 Sales Kit Intel® Luna Pier Refresh (N455 & D525) ETX Module Gina.Hsiao PM, ECG June, 2011.
SUPERVISOR 2 MODULE Quad Core – 2.12 GHz NX-OS software version 6.1 (or better) Required 12 GB of memory (NVRAM – 2 MB battery backup) CMP not supported.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
1 SMART Training S - Setup M - Measurement A - Analysis RT - ReporT.
The Mark 5B VLBI Data System Alan Whitney Will Aldrich John Ball Kevin Dudevoir Brian Fanous Dan Smythe MIT Haystack Observatory 24 March 2006 EVN TOG.
Mark 5C VLBI Data System Alan Whitney MIT Haystack Observatory 16 June 2008 e-VLBI workshop Shanghai, China.
Mark 6: design and status update VLBI Technical Meeting MIT Haystack Observatory Roger Cappallo Alan Whitney Chet Ruszczyk.
Improving Networks Worldwide. UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.
Offering the freedom to design solutions Sundance PXIe Solution.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.
Coordinate Based Tracking System
UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
The Mark 5B VLBI Data System Alan Whitney for the Mark 5 team MIT Haystack Observatory 20 September th e-VLBI Workshop Haystack Observatory.
Matthew Wall Rachel Ayoroa Xiang Li Ryan Schwarzkopf Tim Prince Alex Burds Adviser: Dr. Morris Chang Client: Troy Benjegerdes.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
GBT Interface Card for a Linux Computer Carson Teale 1.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
PRESENTED BY OUSSAMA SEKKAT Self-Healing Mixed-Signal Baseband Processor for Cognitive Radios.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
SLAC Particle Physics & Astrophysics Future Development and Direction RCE Training Workshop Michael Huffer, 15 June, 2009.
Computer Anatomy Chin-Sung Lin Eleanor Roosevelt High School.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
HDLC Controller Solutions with Spartan-II FPGAs for $4 February 2000 File Number Here ®
Takeo Higuchi (KEK); CHEP pptx High Speed Data Receiver Card for Future Upgrade of Belle II DAQ 1.Introduction – Belle II DAQ Experimental apparatus.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
The Mark 5B VLBI Data System Alan Whitney MIT Haystack Observatory 10 Jan 2006 IVS General Meeting Concepion, Chile.
Hardened IDS using IXP Didier Contis, Dr. Wenke Lee, Dr. David Schimmel Chris Clark, Jun Li, Chengai Lu, Weidong Shi, Ashley Thomas, Yi Zhang  Current.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Potential VLBI2010 Data System Alan Whitney MIT Haystack Observatory Mikael Taveniku XCube Systems 24 Feb 2011 East Coast VLBI meeting Haystack Observatory.
B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.
Mark 5 – Status and Developments Alan Whitney MIT Haystack Observatory 14 May 2007 U.S. VLBI Technical Coordination Meeting NRAO Socorro, NM.
WISDOM Demonstrator End of project experiment to demonstrate optical security checking Hardware/software for TCP port checking Proposal –Use software defined.
PXD DAQ News S. Lange (Univ. Gießen) Belle II Trigger/DAQ Meeting (Jan 16-18, 2012, Hawaii, USA) Today: only topics important for CDAQ - GbE Connection.
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
AMC13 Project Status E. Hazen - Boston University
DAQ and TTC Integration For MicroTCA in CMS
Altera Stratix II FPGA Architecture
GBT-FPGA Interface Carson Teale.
The Uniboard  FPGA Processing for Astronomy
Software Radio Solutions BAE Systems and Pentek
DATA COLLECTION MODULE II (DCM II) Stratix III
NetFPGA - an open network development platform
TELL1 A common data acquisition board for LHCb
Presentation transcript:

1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products

2 Mark5C Status Second manufacturing run in progress. Board HW Verified CRC Implemented PSN Offset implemented Payload offset implemented Fill packet implemented

3 XAUI Core Packet detect / filter 8k x 64b RAM Packet Reorder 8k x 64b FIFO Amazon 156MHz105MHz Data Flow Block Diagram

4 Requirements Upgrade compatible with PATA Amazon used in Mark5B+ systems 4Gbps performance 10 Gb Ethernet Layer 2 Transport Filter on source MAC address (up to 16) Record all data in packet after software defined offsets Support Jumbo packets up to 9000 bytes Support PSN (packet serial number) validation No playback support Use CX4 connector (10GigE Copper)

5 Development Leverage existing SerialFPDP Mezzanine Board –4 port x 2.5Gbps optical Altera Stratix 2 FPGA Utilize Altera 10GigE XAUI Mega Core to bond 4 independent 3.125Gbps pipes Phased implementation plan 1.Detect packet boundary, record all packet data 2.CRC Check 3.Programmable skip over MAC and OSI layers, Record only VLBI data payload. 4.Filter on MAC source addresses (16 max) ( and destination?) 5.PSN Support

6 Thank you!

7 StreamStor ® Amazon Express 5 th Generation StreamStor Technology Data rate of over 600 MB/s sustained PCI Express 8 Lane interface Supports up to 16 SATA Drives Xilinx Virtex 5 FPGA Technology Onboard PowerPC and Real-Time OS –Stand Alone or Integrated Operation 2 GB Memory Buffer High Speed Mezzanine Board Interface (800 MB/Sec) –FPDP2, Serial FPDP, LVDS, 10 GigE Interfaces available

8 Beyond Mark5C Goals –Preserve investment in SATA drives –Provide single module 4Gb performance –Provide dual module 8Gb performance –Preserve investment in Amazon PATA (Mark5B+/C) –Provide growth path for next generation SATA native disk controller

9 Beyond Mark5C Proposal Use new backplane design with 8 independent SATA buses to each module providing >4Gbps performance to single module. –Replace chassis backplane –Retire PATA modules and drives –Replace drive module board –Implement switched SATA fabric –New GHz backplane connector

10 SATA Switch Matrix Chassis Backplane PATA x8 MASTERSLAVE Module BModule A SATA x8 SATA x16 SATA x8 Control

11 PATA to SATA Chassis Backplane PATA to SATA Module B Module A New Controller SATA x16 8 SATA to Module A 8 SATA to Module B Legacy Controller PATA x8