ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 4 Tom Kaminski & Charles.

Slides:

Advertisements

Similar presentations

Sequential Circuits Storage elements

Advertisements

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.

CPEN Digital System Design Chapter 5 Sequential Circuits Storage Elements and Sequential Circuit Analysis C. Gerousis © Logic and Computer Design.

1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.

Circuits require memory to store intermediate data

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.

Charles Kime © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 7 – Registers and Register Transfers Part 3 – Control of.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Give qualifications of instructors: DAP

1 COMP541 State Machines Montek Singh Feb 6, 2007.

Overview Sequential Circuit Design Specification Formulation

Logic and Computer Design Fundamentals Registers and Counters

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

Overview Part 1 - Storage Elements and Sequential Circuit Analysis

Registers and Counters

Lecture 21 Overview Counters Sequential logic design.

Registers and Counters

Chapter 1_4 Part II Counters

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.

Digital Computer Design Fundamental

Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.

1 COMP541 State Machines Montek Singh Feb 8, 2012.

Chap 4. Sequential Circuits

1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.

CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.

2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )

Lec 3bSystems Architecture1 Systems Architecture Lecture 3b: Review of Sequential Logic Circuits Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan.

ECE/CS 352 Digital System Fundamentals© 2001 C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapters 3 and 4: Verilog – Part 2 Charles R.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.

9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.

Computer Organization & Programming Chapter 5 Synchronous Components.

DLD Lecture 26 Finite State Machine Design Procedure.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 Part 7 Tom Kaminski & Charles.

Digital Logic Design.

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Registers; State Machines Analysis Section 7-1 Section 5-4.

The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL State Machines Anselmo Lastra.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 6 – Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 4.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 3 -Part 2 Tom Kaminski & Charles.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.

State Machine Design State Machine Design Digital Electronics

Modular sequential logic Use latches, flip-flops and combinational logic –Flip-flops usually grouped to form a register Shift registers –n bits {x n …x.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Dept. of Electrical Engineering

CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.

ECE/CS 352 Digital Systems Fundamentals

Chapter #6: Sequential Logic Design

CS341 Digital Logic and Computer Organization F2003

Chapter 6 – Part 4 SYEN 3330 Digital Systems SYEN 3330 Digital Systems

CSE 370 – Winter Sequential Logic-2 - 1

EE2174: Digital Logic and Lab

CSE 370 – Winter Sequential Logic-2 - 1

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

SYEN 3330 Digital Systems Chapter 6 – Part 5 SYEN 3330 Digital Systems.

Digital Logic Department of CNET Chapter-6

Digital Logic Department of CNET Chapter-6

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

ECE/CS 352 Digital Systems Fundamentals

Presentation transcript:

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 4 Tom Kaminski & Charles R. Kime

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 2 Overview of Chapter 4 Types of Sequential Circuits Storage Elements –Latches –Flip-Flops Sequential Circuit Analysis –State Tables –State Diagrams Sequential Circuit Design –Specification –Assignment of State Codes –Implementation –HDL Representation

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 3 Developing the State Diagram

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 4 Developing the State Diagram

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 5 Sequence Recognizer Procedure

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 6 Sequence Recognizer Example

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 7 Example: Recognize 1101

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 8 Recognize 1101 (Continued)

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 9 Recognize 1101 (Continued)

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 10 Recognize 1101 (Continued)

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 11 Complete the Diagram (1101)

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 12 Add Missing Arcs

ECE/CS 352 Digital System Fundamentals Chapter 4 Page State Table from Diagram From State A, the “0” and “1” input transitions have been filled in along with the outputs.

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 14 Complete 1101 State Table

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 15 Moore Model for 1101

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 16 Moore Diagram for 1101

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 17 Moore State Table for 1101

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 18 Second State Diagram Example A register consists of an ordered set of n flip-flops plus combinational logic to determine its next state. If a register can be designed as a set of n identical cells, the register cell can be designed as a two-state sequential circuit. Next we will consider such as example.

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 19 Register Specification Diagram: Table: Parallel Load Register with Synchronous Clear and Load OperationCLSLDSResult (Next State) Hold Reg00Data_out Load Reg01Data_in Clear Reg CLS LDS CLK Data_in (7:0) Data_out(7:0) Register(7:0) RESET (Async)

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 20 Second Example: Register Cell Design By definition, a register cell is a sequential circuit that:  contains one flip-flop (2 states)  has the flip-flop output as the primary external register output (Moore model) Cell Diagram: CLS LDS CLK Data_in (i) Data_out(i) Reg. Cell(i) RESET (Async) FF

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 21 Initial State: Add Load: Add Clear: Second Example: State Diagram Design A/0 RESET A/0 RESET CLS,LDS,Data_in A/0 RESET B/1 1, 1 1, 0 B/1 0, 1, 1 0, 1, 0; 1, -, - LDS,Data_in 0,1,0; 1,-,- 1, 1 1, 0 State/Data_out(i) 0,1,1 State/Data_out(i)

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 22 Make the state unchanged (Hold Reg) by adding all unused input combinations for each state. Second Example: State Diagram Design A/0 RESET CLS,LDS,Data_in B/1 0, 1, 1 0, 1, 0; 1, -, - 0,1,0; 1,-,-; 0,0,- State/Data_out(i) 0,1,1; 0,0,-

ECE/CS 352 Digital System Fundamentals Chapter 4 Page 23 Second Example: State Table From State Diagram: CLS, LDS, Data_in Input: State: Output AAAABAAAA0 BBBABAAAA1