Specialized Virtual Configurable Arrays Dominique Lavenier - Frederic Raimbault IRISA Rennes, France UBS Vannes, France

Slides:

Advertisements

Similar presentations

FPGA (Field Programmable Gate Array)

Advertisements

Systolic Arrays & Their Applications

TIE Extensions for Cryptographic Acceleration Charles-Henri Gros Alan Keefer Ankur Singla.

Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.

Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.

A Massively Parallel Architecture for Bioinformatics Presented by Md Jamiul Jahid.

Presentation Outline  Project Aims  Introduction of Digital Video Library  Introduction of Our Work  Considerations and Approach  Design and Implementation.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Microprocessors Introduction to RISC Mar 19th, 2002.

Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Router Architectures An overview of router architectures.

Router Architectures An overview of router architectures.

StaticRoute: A novel router for the dynamic partial reconfiguration of FPGAs Brahim Al Farisi, Karel Bruneel, Dirk Stroobandt 2/9/2013.

Chapter 5 Array Processors. Introduction  Major characteristics of SIMD architectures –A single processor(CP) –Synchronous array processors(PEs) –Data-parallel.

Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.

FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Computer Organization Computer Organization & Assembly Language: Module 2.

February 12, 1998 Aman Sareen DPGA-Coupled Microprocessors Commodity IC’s for the Early 21st Century by Aman Sareen School of Electrical Engineering and.

Gene Matching Using JBits Steven A. Guccione Eric Keller.

An automatic tool flow for the combined implementation of multi-mode circuits Brahim Al Farisi, Karel Bruneel, João Cardoso, Dirk Stroobandt.

Operating Systems for Reconfigurable Systems John Huisman ID:

Efficient FPGA Implementation of QR

Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.

J. Christiansen, CERN - EP/MIC

FPGA Implementations for Volterra DFEs

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Reconfigurable Computing - Type conversions and the standard libraries John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Parallelization of Classification Algorithms For Medical Imaging on a Cluster Computing System 指導教授 : 梁廷宇老師系所 : 碩光通一甲姓名 : 吳秉謙學號 :

A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo

Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.

ISSS 2001, Montréal1 ISSS’01 S.Derrien, S.Rajopadhye, S.Sur-Kolay* IRISA France *ISI calcutta Combined Instruction and Loop Level Parallelism for Regular.

A Configurable High-Throughput Linear Sorter System Jorge Ortiz Information and Telecommunication Technology Center 2335 Irving Hill Road Lawrence, KS.

EE3A1 Computer Hardware and Digital Design

Next Generation Operating Systems Zeljko Susnjar, Cisco CTG June 2015.

Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

COARSE GRAINED RECONFIGURABLE ARCHITECTURES 04/18/2014 Aditi Sharma Dhiraj Chaudhary Pruthvi Gowda Rachana Raj Sunku DAY

Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,

Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.

Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications September 29, 2004.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

Fundamentals of Programming Languages-II

Fast VLSI Implementation of Sorting Algorithm for Standard Median Filters Hyeong-Seok Yu SungKyunKwan Univ. Dept. of ECE, Vada Lab.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

ANDROID AS A SERVER PLATFORM ON CLOUD COMPUTING SONA COLLEGE OF TECHNOLOGY SUBMITTED BY: NAGADEVI PRIYA.G DIVYA PURNIMA.S.S

Heterogeneous Processing KYLE ADAMSKI. Overview What is heterogeneous processing? Why it is necessary Issues with heterogeneity CPU’s vs. GPU’s Heterogeneous.

Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.

Topics Coarse-grained FPGAs. Reconfigurable systems.

School of Engineering University of Guelph

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

A Study of Wireless Virtual Network Computing

Lecture 1: Network Operating Systems (NOS)

Genomic Data Clustering on FPGAs for Compression

Dynamically Reconfigurable Architectures: An Overview

Characteristics of Reconfigurable Hardware

KEY CONCEPT Entire genomes are sequenced, studied, and compared.

KEY CONCEPT Entire genomes are sequenced, studied, and compared.

NetFPGA - an open network development platform

KEY CONCEPT Entire genomes are sequenced, studied, and compared.

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

Specialized Virtual Configurable Arrays Dominique Lavenier - Frederic Raimbault IRISA Rennes, France UBS Vannes, France

SVCA Specialized Virtual Configurable Arrays Warning –Just ideas - no work (yet) performed The talk mainly aims to –get feedback - positive or negative ! –open discussion / collaborations ?

Overview Introduction –exemplified from F. Raimbault talk Virtual Configurable Arrays –implementation - Advantages / Disadvantages Specialized Virtual Configurable Arrays –2 examples : Genome / hyperspectral images Conclusion

FPGA support for Java PC Hardware JAVA machine network hardware support: any reconfigurable boards Boards are different architecture FPGA family power computation We want to define a hardware support independent of the FPGA boards allowing fast implementation

Architecture PE CTRL Application dependant Nb of PEs PE functionality

Java Hardware Support We want an hardware support with the following features: –platform independent all FPGA boards can be targeted –fast implementation depending on the application and the available resources, an architecture must be synthesize in a very short time

Challenge The hardware support must provide: –A platform independent hardware –A fast design implementation Virtual Configurable Array Specialization

Virtual Configurable Array Introduction Fixe implementation (Application independent) Application dependent implementation Virtual Configurable Array

Virtual Configurable Array Implementation (1) Virtual CLBs –one virtual CLB is made of several physical CLBs

Virtual Configurable Array Implementation (2) Routing –physical CLBs are used as switches

Virtual Configurable Arrays Advantages –applications are portables –common design tools - open architecture Disadvantages –less resources / lower speed (how much ?) –no concept evolution still the same problems for programming, routing,...

Virtual Configurable Arrays Platform independent Fast implementation YES NO

Specialized Virtual Configurable Arrays Introduction Specialization of Virtual Configurable Arrays CLB functionality CLB interconnection

2 Examples Genome Computation Hyperspectral image processing

Genome Computation Data –DNA or Protein sequences –large databases Computation –data retrieval, classification,... –mostly based on sequence comparison –time consuming but highly parallel

Genome Computation Needs: –high computation power –rapid test of new algorithms Features: –integer arithmetic 8,12,16 bits - no multiplication –efficient parallelization on linear arrays

Specialized Virtual Configurable Array for Genome Computation CLB: N-bit operators Regular Routing N-bit wires

VCLB VCLB i CM n-bit operator (32 operations) 5 bits7 bits from i+3 from i+2 from i+1 to i+3 to i+2 to i+1 to i-1 to i-2 to i-3 from i-1 from i-2 from i-3 routing switch configuration memories

Hyperspectral images processing Data –3D cube –one image = qq 100 Mbytes Computation –compression, segmentation, … –very time consuming, but high level of parallelsim A few hundred spectrum

HyperSpectral Image Processing Needs: –high computation power –rapid test of new algorithms Features: –integer arithmetic –efficient parallelization on 2D arrays

Specialized Virtual Configurable Array for Hyperspectral Image Processing Memory VCLB Routing

Specialized Virtual Configurable Array Conclusion SVCA FPGA Architecture

Specialized Virtual Configurable Arrays Conclusion One SVCA class of algorithms Advantages –platform independent - fast programming Disadvantages –small array - slow