CSE 140: Components and Design Techniques for Digital Systems Lecture 6: Universal Gates CK Cheng Dept. of Computer Science and Engineering University.

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Types of Logic Circuits
Morgan Kaufmann Publishers
CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.
Chapter 2 Logic Circuits.
A Programmable Logic Device Lecture 4.3. A Programmable Logic Device Multiple-input Gates A 2-Input, 1-Output PLD.
Revision Mid 2 Prof. Sin-Min Lee Department of Computer Science.
1 CK Cheng CSE Dept. UC San Diego CS 140, Lecture 2 Combinational Logic.
CS 140 Lecture 6: Other Types of Gates Professor CK Cheng 1.
1 Digital Logic
Lecture 1: Introduction to Digital Logic Design CK Cheng Thursday 9/26/02.
CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.
Faculty of Computer Science © 2006 CMPUT 229 Digital Logic From Switches to Memories.
CS 140 Lecture 7 Professor CK Cheng 10/17/02. Combinational Logic  Complete set of gates  Other types of gates 1)XOR 2)NAND / NOR 3)Block Diagram Transfers.
1 CSE 20: Lecture 7 Boolean Algebra CK Cheng 4/21/2011.
1 CK Cheng CSE Dept. UC San Diego CSE 140, Lecture 2 Combinational Logic.
2.7 NAND and NOR logic networks
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.
SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.
1 Boolean Algebra & Logic Gates. 2 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple.
Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
CSE 140, Lecture 2 Combinational Logic
Circuit Simplification Truth Table  Minimized Logic Gates.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 16, 2013 Lecture 10.
1 EG 32 Digital Electronics Thought for the day You learn from your mistakes..... So make as many as you can and you will eventually know everything.
CSE 20: Lecture 7 Boolean Algebra CK Cheng
Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.
Chapter 4 Fundamentals of Computer Logic 1 Chapter 4: Fundamental of Computer Logic - IE337.
Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=
1 CK Cheng CSE Dept. UC San Diego CSE 140, Lecture 2 Combinational Logic.
Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.
CSE 140: Components and Design Techniques for Digital Systems Lecture 3: Incompletely Specified Functions and K Maps CK Cheng Dept. of Computer Science.
CSE 140: Components and Design Techniques for Digital Systems Lecture 7: Sequential Networks CK Cheng Dept. of Computer Science and Engineering University.
Department of Preparatory Year, Umm Al Qura University CSCI 240 Digital Logic.
CSE 461. Binary Logic Binary logic consists of binary variables and logical operations. Variables are designated by letters such as A, B, C, x, y, z etc.
Digital Logic. Boolean Algebra to Logic Gates Logic circuits are built from components called logic gates. The logic gates correspond to Boolean operations.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Lecture 4 Topics Boolean Algebra Huntington’s Postulates Truth Tables
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Department of Preparatory Year, Umm Al Qura University
Eng. Mai Z. Alyazji October, 2016
Logic Gates and Boolean Algebra
Lecture 6: Universal Gates
DIGITAL LOGIC CIRCUITS
Digital Technology.
Logic Gates and Boolean Algebra
CSE 140: Components and Design Techniques for Digital Systems
CSE 140 Lecture 12 Combinational Standard Modules
Logic Gates.
Digital Signals Digital Signals have two basic states:
DIGITAL LOGIC CIRCUITS
Reading: Hambley Chapters
CSE 140 Lecture 12 Combinational Standard Modules
Fundamentals of Computer Science Part i2
Boolean Algebra & Logic Circuits
Lecture 6: Universal Gates
CSE 140: Components and Design Techniques for Digital Systems
CSE 140: Components and Design Techniques for Digital Systems
Lecture 4 Topics Boolean Algebra Huntington’s Postulates Truth Tables
Week 7: Gates and Circuits: PART II
Logic Gates.
Logic Gates.
Lecture 6: Universal Gates
DIGITAL ELECTRONICS B.SC FY
CS 140 Lecture 6: Other Types of Gates
Dept. of Electrical and Computer Eng., NCTU
Logic Gates By: Asst Lec. Besma Nazar Nadhem
Presentation transcript:

CSE 140: Components and Design Techniques for Digital Systems Lecture 6: Universal Gates CK Cheng Dept. of Computer Science and Engineering University of California, San Diego 1

Combinational Logic: Other Types of Gates  Universal Set of Gates  Motivation, Definition, Examples  Other Types of Gates 1)XOR 2)NAND / NOR 3)Block Diagram Transfers 2

Universal Set of Gates: Motivation 3  AND, OR, NOT: Logic gates related to reasoning from Aristotle ( BCE)  NAND, NOR: Inverted AND, Inverted OR gates. For VLSI technologies, all gates are inverted (AND,OR operation with a bubble at output).  Multiplexer + input table: Table based logic for programmability. FPGA technology.  XOR: Exclusive OR gates. Parity check. In the future, we may have new sets of gates due to new technologies. Given a set of gates, can the gates in the set cover all possible switching functions?

Universal Set 4 Universal set is a powerful concept to identify the coverage of a set of gates afforded by a given technology. Criterion: If the set of gates can implement AND, OR, and NOT gates, the set is universal.

Universal Set Definition Universal Set: A set of gates such that every switching function can be implemented with the gates in this set. Examples {AND, OR, NOT} {AND, NOT} {OR, NOT} 5

Universal Set Universal Set: A set of gates such that every switching function can be implemented with the gates in this set. Examples {AND, OR, NOT} {AND, NOT} OR can be implemented with AND & NOT gates: a+b = (a’b’)’ {OR, NOT} AND can be implemented with OR & NOT gates: ab = (a’+b’)’ {XOR} is not universal {XOR, AND} is universal 6

iClicker 7 Is the set {AND, OR} (but no NOT gate) universal? A.Yes B.No

iClicker 8 Is the set {f(x,y)=xy’} universal? A.Yes B.No

{NAND, NOR} {XOR} {XOR, AND} X ⊕ 1 = X*1’ + X’*1 = X’ if constant “1” is available. 1 9

Other Types of Gates: Properties and Usage 1)XOR X ⊕ Y = XY’ + X’Y It is a parity function (examples) useful for testing because the flipping of a single input changes the output. 10 X Y XY’X’YX’Y idxy x ⊕ y x=0x=1 y=001 y=110

Other Types of Gates: Properties and Usage (a)Commutative X ⊕ Y = Y ⊕ X (b)Associative (X ⊕ Y) ⊕ Z = X ⊕ (Y ⊕ Z) (c)1 ⊕ X = X’, 0 ⊕ X = 0X’+ 0’X = X (d)X ⊕ X = 0, X ⊕ X’ = 1 1)XOR X ⊕ Y = XY’ + X’Y 11 X Y XY’X’YX’Y

e) If ab = 0, then a ⊕ b = a + b Proof: If ab = 0, then a = a (b+b’) = ab+ab’ = ab’ b = b (a + a’) = ba + ba’ = a’b a+b = ab’ + a’b = a ⊕ b f) f(x,y)=x ⊕ xy’ ⊕ x’y ⊕ (x + y) ⊕ x= ? (Priority of operations: AND, ⊕, OR) Hint: We apply Shannon’s Expansion. 12 Other Types of Gates: Properties and Usage

Shannon’s Expansion (for switching functions) Formula: f (X,Y) = X * f (1, Y) + X’ * f (0, Y) Proof by enumeration: If X = 1, f (X,Y) = f (1, Y) : 1*f (1, Y) + 1’*f(0,Y) = f (1, Y) If X = 0, f(X,Y) = f (0, Y) : 0*f (1, Y) + 0’*f(0,Y) = f(0, Y) 13

Simplify the function (Priority of operations: AND, ⊕, OR) f(X,Y) = X ⊕ XY’ ⊕ X’Y ⊕ (X+Y) ⊕ X Case X = 1: f (1, Y) = 1 ⊕ Y’ ⊕ 0 ⊕ 1 ⊕ 1 = Y Case X = 0: f (0, Y) = 0 ⊕ 0 ⊕ Y ⊕ Y ⊕ 0 = 0 Thus, using Shannon’s expansion, we have f (X, Y) = Xf(1,Y)+X’f(0,Y)= XY 14 Other types of gates: XOR

XOR gates 15 iClicker: Is the equation a+(b ⊕ c) = (a+b) ⊕ (a+c) true ? A.Yes B.No

2) NAND, NOR gates NAND (NOR) gates are not associative Let a | b = (ab)’ (a | b) | c ≠ a | (b | c) 16 Other Types of Gates: NAND, NOR

3) Block Diagram Transformation a) Reduce # of inputs.   17 Other Types of Gates: Block Diagram Transform

b. DeMorgan’s Law  (a+b)’ = a’b’  (ab)’ = a’+b’ 18 Other Types of Gates: Block Diagram Transform

c. Sum of Products (Using only NAND gates) 19 Other Types of Gates: Block Diagram Transform

d. Product of Sums (NOR gates only)  20 We will create many bubbles with NAND gates. Other Types of Gates: Block Diagram Transform

NAND, NOR gates 21 Remark: Two level NAND gates: Sum of Products Two level NOR gates: Product of Sums Other Types of Gates: Block Diagram Transform

Part II. Sequential Networks Memory / Timesteps Clock Flip flops Specification Implementation 22